

Copyright

by

Fei Xue

2013

**The Dissertation Committee for Fei Xue Certifies that this is the approved version  
of the following dissertation:**

**III-V MOSFETs from Planar to 3D**

**Committee:**

---

Lee, Jack C, Supervisor

---

Banerjee, Sanjay K

---

Neikirk, Dean P

---

Tutuc, Emanuel

---

Goel, Niti

# **III-V MOSFETs from Planar to 3D**

**by**

**Fei Xue, B.S.; M.S.E.**

## **Dissertation**

Presented to the Faculty of the Graduate School of

The University of Texas at Austin

in Partial Fulfillment

of the Requirements

for the Degree of

**Doctor of Philosophy**

**The University of Texas at Austin**

**August, 2013**

To Sheng

## **Acknowledgements**

First and foremost, I would like to express my gratitude to my Ph.D. advisor Professor Jack Lee for being such a great mentor guiding me throughout my research and study. He has always been responsible, supportive, attentive and encouraging. I would like to thank him for all the valuable discussions which consolidate my knowledge on device physics and lead me into the cutting-edge research. His effective management style helps to keep me on the right tract of research while also leave me enough space to advance myself and bring out new ideas. It is a great experience working under Professor Lee's supervision, not only because of his knowledge on semiconductor research and industry, but also his active personality that teaches me to be open-minded and always keep heads up.

I'm grateful for all the supports from my dissertation committee Prof. Sanjay K. Banerjee, Prof. Dean P. Neikirk, Prof. Emanuel Tutuc and Dr. Niti Goel. I would like to thank them for their suggestions and advices to make this Ph.D. work better.

I would like to thank my group members and colleagues for their continuous support. This dissertation could not be accomplished without their assistance. I really appreciate the help and guide from senior group member Dr. Han Zhao, who trained me on all the device fabrication and characterization techniques. Without her solid work and rich experiences on III-V devices, I would not be able to initiate my research on III-V so smoothly. I would like to thank her for being so generous to pass down her knowledge and experiences. Special thanks go to my colleague Aiting Jiang, who gives me tremendous help throughout my research. Without his help, the fabrication process for scaled devices could not be set up in such a short time. I would like to thank him for his

sincere encouragement and caring. I'd also like to extend my gratitude to my fellow group members Dr. Yen-Ting Chen, Dr. Yanzhen Wang, Fei Zhou and Yao-Feng Chang for their assistance and support.

I would like to express my deepest gratitude to my family. I appreciate my parents for their selfless love and endless support. Words won't be enough to thank them for being there for me whenever I need them. Many thanks to my beloved husband Sheng for making my life colorful, easing my nerves, and encouraging me to pursue my dreams.

Finally, I'm grateful for this Ph.D. journey. What I learned here is far beyond research itself. I think the biggest difference between us human beings and the other animals is that we accumulate knowledge. No matter how far away the goal is, it can be reached step by step. No matter how huge the task is, it can be finished piece by piece. Even if at the end you couldn't get to the finish line yourself, someone else will carry on. Or, maybe there isn't any finish line. That's how we keep reaching. So don't worry if you don't see any improvement today, or your device fail, or your boss thinks your idea is worthless. Just keep your head up, and show the world the most undefeatable human stubbornness.

# **III-V MOSFETs from Planar to 3D**

Fei Xue, Ph.D.

The University of Texas at Austin, 2013

Supervisor: Lee, Jack C

Si complementary metal-oxide-semiconductor (CMOS) technology has been prospered through continuously scaling of its feature size. As scaling is approaching its physical limitations, new materials and device structures are expected. High electron mobility III-V materials are attractive as alternative channel materials for future post-Si CMOS applications due to their outstanding transport property. High-k dielectrics/metal gate stack was applied to reduced gate leakage current and thus lower the power dissipation. Combining their benefits, great efforts have been devoted to explore III-V/high-k/metal metal-oxide-semiconductor field-effect-transistors (MOSFETs). The main challenges for III-V MOSFETs include interface issues of high-k/III-V, source and drain contact, silicon integration and reliability.

A comprehensive study on III-V MOSFETs has been presented here focusing on three areas: 1) III-V/high-k/metal gate stack: material and electrical properties of various high-k dielectrics on III-V substrates have been systematically examined; 2) device architecture: device structures from planar surface channel MOSFETs and buried channel quantum well FETs (QWFETs) to 3D gate-wrapped-around FETs (GWAFETs) and tunneling FETs (TFETs) have been designed and analyzed; 3) fabrication process: process flow has been set up and optimized to build scaled planar and 3D devices with feature size down to 40nm.

Potential of high performances have been demonstrated using novel III-V/high-k devices. Effective channel mobility was significantly improved by applying buried channel QWFET structure. Short channel effect control for sub-100nm devices was enhanced by shrinking gate dielectrics, reducing channel thickness and moving from 2D planar to 3D GWAFET structure. InGaAs TFETs have also been developed for ultra-low power application. This research work demonstrates that III-V/high-k/metal MOSFETs with superior device performances are promising candidates for future ultimately scaled logic devices.



## Table of Contents

List of Tables .....	xi
List of Figures .....	xii
Chapter 1: Introduction .....	1
1.1 History of Scaling .....	1
1.2 Evolution of MOSFETs .....	4
1.3 Novel Device Architecture – Nanowire and TFETs.....	7
1.4 Emerging Channel Material – III-V Compound.....	10
1.5 Outline.....	15
Chapter 2: Surface Channel InGaAs MOSFETs .....	18
2.1. Design of High-k/ Metal Gate Stack.....	19
2.2. Surface Channel InGaAs MOSFETs with High-k Dielectrics .....	25
Chapter 3: Buried Channel InGaAs MOSFETs.....	35
3.1. Buried Channel InGaAs MOSFETs with Various Barrier Layers.....	36
3.2. Scaling Behavior of InGaAs MOSFETs.....	43
3.3. Dependence of Channel Thickness.....	50
3.4. InAs Inserted InGaAs Channel .....	56
Chapter 4: 3D InGaAs Gate-Wrap-Around FETs .....	65
4.1 InGaAs GWAFETs Device Structure Design.....	65
4.2 InGaAs GWAFETs Fabrication Process .....	67
4.3 InGaAs GWAFETs Device Performances.....	71
4.4 Simulation of InGaAs GWAFETs.....	77
4.5 Comparison of InGaAs Planar MOSFETs and 3D GWAFETs.....	81
Chapter 5: InGaAs Tunneling FETs .....	85
5.1. InGaAs TFETs Layer Structure Design.....	86
5.2. InGaAs TFETs Fabrication Process.....	88
5.3. Junction Design of InGaAs TFETs.....	90

5.4. InGaAs TFETs with Scaled High-k Dielectrics.....	93
Chapter 6: Conclusion and Future Work .....	97
6.1. Conclusion .....	97
6.2. Future Work .....	99
6.2.1. Lateral InGaAs 3D GWAFETs with Higher Integration Density .....	99
6.2.2. InGaAs 3D GWAFETs with Reduced Nanowire Size ....	100
6.2.3. Vertical 3D GWAFETs.....	101
Bibliography .....	102

## List of Tables

Table 1.1.	Dennard's scaling theory [2].....	2
Table 1.1	Related material properties of Si, Ge and main III-V for MOSFETs application.....	12
Table 2.1.	Metal gate work function extracted from MOSCAP with III-V substrate and Al <sub>2</sub> O <sub>3</sub> dielectrics.....	24
Tabel 3.1.	Summary of InGaAs MOSFETs.....	50
Table 4.1.	Comparison of In <sub>0.53</sub> Ga <sub>0.47</sub> As GWAFETs in this work with recently reported tri-gate, FinFET and planer QWFETs devices. ....	83
Table 5.1.	Layer structure of TFETs with p <sup>++</sup> /i and p <sup>++</sup> /n <sup>+</sup> junction design...	86
Table 5.2.	Comparison of Si, Ge, In <sub>0.53</sub> Ga <sub>0.47</sub> As and In <sub>0.7</sub> Ga <sub>0.3</sub> As TFETs key device performances.....	96

## List of Figures

Figure1.1	The evolution of transistor gate length (minimum feature size) and the density of transistors in microprocessors over time [4] .....	3
Figure1.2	Device performance of Intel 22nm multi-gated MOSFETs for both NFETs and PFETs [10].....	4
Figure1.3	Evolution of silicon bulk device .....	6
Figure1.4	Evolution of MOSFETs structure – from planner to 3D multi-gate FET .....	6
Figure1.5	Simplified gate evolution pattern .....	6
Figure1.6	Advantages of nanowire transistors .....	9
Figure1.7	Advantages of tunneling FETs over conventional MOSFETs .....	9
Figure1.8	Band structures of silicon and InGaAs .....	11
Figure1.9	Trend of new materials: lower effective mess. ....	11
Figure1.10	Transfer characteristics of MOSFETs to illustrate the advantage of higher mobility materials. ....	12
Figure 2.1.	EOT vs. physical thickness of ALD $\text{Al}_2\text{O}_3$ , $\text{HfO}_2$ , $\text{ZrO}_2$ and $\text{HfAlO}$ on InGaAs substrate. k values were summarized in table. ....	21
Figure 2.2.	Flat band voltage shift vs. EOT for $\text{Al}_2\text{O}_3$ , $\text{HfO}_2$ , $\text{ZrO}_2$ and $\text{HfAlO}$ on InGaAs substrate. Fixed Charge extracted from slope of the curves. ....	21
Figure 2.3.	a) $D_{it}$ measured at room temperature with frequency range from 100Hz to 1MHz for ALD $\text{Al}_2\text{O}_3$ , $\text{HfO}_2$ , $\text{ZrO}_2$ and $\text{HfAlO}$ on InGaAs substrate. b) Comparison of $D_{it}$ and fixed charge for ALD $\text{Al}_2\text{O}_3$ , $\text{HfO}_2$ , $\text{ZrO}_2$ and $\text{HfAlO}$ on InGaAs substrate. ....	22

Figure 2.4. CV hysteresis and dispersion measurement of MOSCAP with ALD $\text{Al}_2\text{O}_3$ , $\text{HfO}_2$ , $\text{HfAlO}$ , and $\text{ZrO}_2$ on InGaAs substrate at frequency from 1kHz to 1MHz.....	22
Figure 2.5. Normalized hysteresis and dispersion for MOSCAP with $\text{Al}_2\text{O}_3$ , $\text{HfO}_2$ , $\text{ZrO}_2$ and $\text{HfAlO}$ dielectric on InGaAs substrate. ....	23
Figure 2.6. Flat band voltage vs. EOT plot for different metal gate materials: TaN, Al and Ni.....	24
Figure 2.7. Cross-sectional schematic view of surface channel $\text{In}_{0.53}\text{Ga}_{0.47}\text{As}$ and $\text{In}_{0.7}\text{Ga}_{0.3}\text{As}$ MOSFETs with ALD $\text{Al}_2\text{O}_3$ or $\text{ZrO}_2$ as gate dielectric.....	25
Figure 2.8. $I_d$ - $V_g$ characteristics at $V_d=50$ mV of $\text{In}_{0.53}\text{Ga}_{0.47}\text{As}$ and $\text{In}_{0.7}\text{Ga}_{0.3}\text{As}$ MOSFETs measured at room temperature and 77 K with a) $\text{Al}_2\text{O}_3$ (EOT 4.4 nm) and b) $\text{ZrO}_2$ (EOT 0.9 nm). $L_g=20$ $\mu\text{m}$ . ....	27
Figure 2.9. Split-CV frequency dispersion from 1 MHz to 1 KHz measured at 77 K for a) $\text{In}_{0.53}\text{Ga}_{0.47}\text{As}$ MOSFETs with $\text{Al}_2\text{O}_3$ , b) for $\text{In}_{0.7}\text{Ga}_{0.3}\text{As}$ MOSFETs with $\text{Al}_2\text{O}_3$ , c) $D_{it}$ of $\text{Al}_2\text{O}_3/\text{InGaAs}$ and d) $D_{it}$ of $\text{ZrO}_2/\text{InGaAs}$ . ....	28
Figure 2.10. a) $I_d$ - $V_g$ and extrinsic transconductance $G_m$ - $V_g$ curves at $V_d=50$ mV for $\text{In}_{0.53}\text{Ga}_{0.47}\text{As}$ and $\text{In}_{0.7}\text{Ga}_{0.3}\text{As}$ MOSFETs with $\text{ZrO}_2$ . b) Output characteristic of $\text{In}_{0.53}\text{Ga}_{0.47}\text{As}$ and $\text{In}_{0.7}\text{Ga}_{0.3}\text{As}$ MOSFETs with $\text{ZrO}_2$ measured from $V_g-V_{th}=0$ V to 2 V, at the step of 0.5 V. $L_g=20$ $\mu\text{m}$ . ....	30
Figure 2.11. a) Extrinsic transconductance at $V_d=1$ V of $\text{In}_{0.53}\text{Ga}_{0.47}\text{As}$ and $\text{In}_{0.7}\text{Ga}_{0.3}\text{As}$ MOSFETs with various oxide thicknesses. b) Subthreshold swing at $V_d=0.05$ V of $\text{In}_{0.53}\text{Ga}_{0.47}\text{As}$ and $\text{In}_{0.7}\text{Ga}_{0.3}\text{As}$ MOSFETs with various oxide thicknesses.....	31

Figure 2.12. a) Effective channel mobility versus inversion charge density for $\text{In}_{0.53}\text{Ga}_{0.47}\text{As}$ and $\text{In}_{0.7}\text{Ga}_{0.3}\text{As}$ MOSFETs with $\text{Al}_2\text{O}_3$ . b) Effective channel mobility versus inversion charge density for $\text{In}_{0.53}\text{Ga}_{0.47}\text{As}$ and $\text{In}_{0.7}\text{Ga}_{0.3}\text{As}$ MOSFETs with $\text{ZrO}_2$ .	32
Figure 2.13. $V_{\text{th}}$ , $G_{\text{mmax}}$ and $I_g$ change during PBTI stress at effect electrical field 8MV/cm of $\text{In}_{0.53}\text{Ga}_{0.47}\text{As}$ and $\text{In}_{0.7}\text{Ga}_{0.3}\text{As}$ MOSFETs with $\text{Al}_2\text{O}_3$ oxide.	33
Figure 3.1. Schematic view of $\text{In}_{0.7}\text{Ga}_{0.3}\text{As}$ buried channel MOSFET with InP or InP/InAlAs barrier layer.	37
Figure 3.2. $I_d$ - $V_g$ and extrinsic $G_m$ - $V_g$ at $V_d=50\text{mV}$ for $\text{In}_{0.7}\text{Ga}_{0.3}\text{As}$ MOSFETs with different barrier materials.	38
Figure 3.3. Extrinsic $G_m$ for $\text{In}_{0.7}\text{Ga}_{0.3}\text{As}$ MOSFETs with different barrier materials as a function of EOT at $V_d=0.5\text{V}$ .	38
Figure 3.4. $\text{Log}(I_d)$ - $V_g$ for $\text{In}_{0.7}\text{Ga}_{0.3}\text{As}$ buried channel MOSFETs with 1nm InP, 3nm InP and InP/InAlAs double barrier layer. Subthreshold swing characteristic of vertical scaling of gate dielectric was inserted.	40
Figure 3.5. Output characteristics of $\text{In}_{0.7}\text{Ga}_{0.3}\text{As}$ channel MOSFETs with $\text{Al}_2\text{O}_3$ gate dielectric.	40
Figure 3.6. Effective channel mobility measured using split CV method for $\text{In}_{0.7}\text{Ga}_{0.3}\text{As}$ channel MOSFETs.	41
Figure 3.7. CV measurements of InGaAs channel MOSFETs.	41
Figure 3.8. (a) Cross-sectional schematic view of $\text{Al}_2\text{O}_3/\text{In}_{0.7}\text{Ga}_{0.3}\text{As}$ MOSFET with barrier layer of InP or InAlAs. (b) SEM image showing the top view of 40nm gate length $\text{In}_{0.7}\text{Ga}_{0.3}\text{As}$ MOSFET. (c) SEM image of the cross-sectional view of the 100nm gate length $\text{In}_{0.7}\text{Ga}_{0.3}\text{As}$ MOSFET.	44

Figure 3.9. Transfer characteristics of $\text{In}_{0.7}\text{Ga}_{0.3}\text{As}$ MOSFETs without barrier layer, with 1nm InP barrier layer and with InP/InAlAs barrier layer. ....	45
Figure 3.10. Subthreshold characteristics of $\text{In}_{0.7}\text{Ga}_{0.3}\text{As}$ MOSFETs without barrier layer, with 1nm InP barrier layer and with InP/InAlAs barrier layer. ....	46
Figure 3.11. $I_{\text{DS}}\text{-}V_{\text{DS}}$ output characteristics of 40nm gate length $\text{In}_{0.7}\text{Ga}_{0.3}\text{As}$ MOSFET (a) without barrier layer, (b) with 1nm InP barrier layer, (c) with InP/InAlAs barrier layer. ....	46
Figure 3.12. Extrinsic transconductance of $\text{In}_{0.7}\text{Ga}_{0.3}\text{As}$ MOSFETs as a function of gate length at $V_{\text{ds}}=1\text{V}$ and $0.5\text{V}$ . ....	48
Figure 3.13. SS versus gate length of $\text{In}_{0.7}\text{Ga}_{0.3}\text{As}$ MOSFETs ....	49
Figure 3.14. DIBL versus gate length of $\text{In}_{0.7}\text{Ga}_{0.3}\text{As}$ MOSFETs. ....	49
Figure 3.15. Subthreshold and gate current characteristics of $\text{In}_{0.7}\text{Ga}_{0.3}\text{As}$ QWFETs with 5nm and 10nm channel measured at $V_{\text{ds}}=0.05\text{V}$ and $0.5\text{V}$ . ....	52
Figure 3.16. $I_{\text{d}}$ and transconductance characteristics of $\text{In}_{0.7}\text{Ga}_{0.3}\text{As}$ QWFETs with 5nm and 10nm channel measured at $V_{\text{ds}}=0.5\text{V}$ . ....	52
Figure 3.17. Subthreshold vs. gate length characteristics of $\text{In}_{0.7}\text{Ga}_{0.3}\text{As}$ QWFETs at $V_{\text{ds}}=0.05\text{V}$ and $0.5\text{V}$ ....	53
Figure 3.18. DIBL vs. gate length of $\text{In}_{0.7}\text{Ga}_{0.3}\text{As}$ QWFETs ....	53
Figure 3.19. Effective channel mobility measured using split-CV method for 5nm and 10nm channel $\text{In}_{0.7}\text{Ga}_{0.3}\text{As}$ QWFETs. ....	54
Figure 3.20. $I_{\text{d}}\text{-}V_{\text{d}}$ output characteristics of $\text{In}_{0.7}\text{Ga}_{0.3}\text{As}$ QWFET with 5nm and 10nm thick channel. ....	54
Figure 3.21. Cross-sectional schematic view of InGaAs and InAs inserted buried channel MOSFETs with ALD gate dielectric. ....	57

Figure 3.22. $I_d$ - $V_g$ and extrinsic transconductance $G_m$ - $V_g$ curves at $V_d=50\text{mV}$ for InGaAs, InAs/InGaAs and InGaAs/InAs/InGaAs channel MOSFETs.	59
Figure 3.23. $I_d$ - $V_g$ subthreshold characteristics of InGaAs, InAs/InGaAs and InGaAs/InAs/InGaAs channel MOSFETs	60
Figure 3.24. Output characteristics of pure InGaAs, InAs/InGaAs and InGaAs/InAs/InGaAs buried channel MOSFETs with gate length $20\mu\text{m}$ .	60
Figure 3.25. Transfer characteristics of InGaAs/InAl/InGaAs MOSFETs with $\text{HfO}_2$ and comparison of $\text{HfO}_2$ and $\text{Al}_2\text{O}_3$ on SS, $I_d$ and $G_m$ vs. EOT. ....	62
Figure 3.26. Effective channel mobility versus inversion charge density for InGaAs, InAs/InGaAs and InGaAs/InAs/InGaAs channel MOSFETs measured using split CV method. ....	62
Figure 3.27. Multi-CV measurement on InGaAs channel and InAs/InGaAs channel MOSFETs with frequency range 1MHz to 1kHz. ....	63
Figure 3.28. Low temperature measurement on transfer characteristics of InGaAs/InAs/InGaAs MOSFETs from 77k to RT .....	63
Figure 3.29. Low temperature measurement on effective channel mobility of InGaAs/InAs/InGaAs MOSFETs from 77k to RT. ....	64
Figure 4.1 (a) Schematic structure of 3D $\text{In}_{0.53}\text{Ga}_{0.47}\text{As}$ GWFETs with ALD $\text{Al}_2\text{O}_3/\text{TiN}$ gate wrapped around. (b) Schematic top view of fin pattern after gate recess and fin construction. ....	66
Figure 4.2 Layout of 3D InGaAs GWFETs. ....	67
Figure 4.3 Key fabrication process steps of InGaAs GWFETs. ....	69



Figure 4.4	Test of fin patterning use $\text{SiO}_2$ as hard mask. This demonstrates the feasibility of using e-beam and $\text{SiO}_2$ hard mask to pattern fins across a large area. ....	69
Figure 4.5	Improved $\text{In}_{0.53}\text{Ga}_{0.47}\text{As}$ GWAFETs device layout design to enable fast etching under the fin and limit undercut in source and drain region. ....	70
Figure 4.6	SEM image of $\text{In}_{0.53}\text{Ga}_{0.47}\text{As}$ channels released from InP substrate with limited InP undercut. ....	70
Figure 4.7	SEM of InGaAs GWAFETs with fins wrapped around by ALD of $\text{Al}_2\text{O}_3$ and TiN. ....	71
Figure 4.8	Transfer characteristics of InGaAs GWAFETs with $L_g=140\text{nm}$ and $W_{\text{fin}}=40\text{nm}$ . ....	72
Figure 4.9	Output characteristics of GWAFETs with $L_g=140\text{nm}$ and $W_{\text{fin}}=40\text{nm}$ . Current is normalized to the perimeter of InGaAs channel. ....	72
Figure 4.10	Comparison of drive current and extrinsic transconductance of InGaAs GWAFETs with $W_{\text{fin}}=40\text{nm}$ , $60\text{nm}$ , $100\text{nm}$ at $V_d=0.5\text{V}$ . ....	74
Figure 4.11	Drain current of InGaAs GWAFETs with $W_{\text{fin}}=40\text{nm}$ to $200\text{nm}$ at $V_g=V_{\text{th}}$ . Better short channel control was obtained by reducing $W_{\text{fin}}$ . ....	74
Figure 4.12	Drain current vs. $W_{\text{fin}}$ of InGaAs GWAFETs with $L_g=140\text{nm}$ and $280\text{nm}$ at $V_{\text{ds}}=1\text{V}$ , $V_g-V_{\text{th}}=1\text{V}$ . ....	75
Figure 4.13	Extrinsic transconductance of InGaAs GWAFETs with $L_g=140\text{nm}$ and $280\text{nm}$ at $V_{\text{ds}}=1\text{V}$ . ....	75
Figure 4.14	Subthreshold swing of GWAFETs at $V_{\text{ds}}=0.05\text{V}$ and $0.5\text{V}$ with $7\text{nm}$ ALD $\text{Al}_2\text{O}_3$ . ....	76
Figure 4.15	DIBL vs. $W_{\text{fin}}$ of GWAFETs. ....	76

Figure 4.16	Drain current of $\text{In}_{0.53}\text{Ga}_{0.47}\text{As}$ GWAFETs with different number of fins. .....	77
Figure 4.17	InGaAs nanowire structure and cross-sectional view for Sentaurus simulation.....	78
Figure 4.18	Band structure and electron density distribution of InGaAs nanowire devices with diameter of 10nm, 20nm, 40nm and 100nm. ....	79
Figure 4.19	Band structure and electron density distribution of Si nanowire devices with diameter of 10nm, 20nm, 40nm and 100nm. ....	80
Figure 4.20	Experiment and simulation data of InGaAs nanowire to break down the current degradation mechanism. Interface trap density of high-k/InGaAs fitted in Sentaurus simulation was inserted. ....	80
Figure 4.21	$I_d$ - $V_g$ characteristics of InGaAs planer MOSFETs with 10nm and 5nm channel thickness and 3D InGaAs GWAFETs. DIBL and SS comparison of planar and 3D InGaAs FETs. ....	82
Figure 4.22	DIBL vs. gate length for 10nm, 5nm InGaAs channel planar MOSFETs and 3D InGaAs GWAFETs with $W_{fin}$ 200nm, 100nm, 60nm and 40nm. .....	82
Figure 5.1.	Band structure comparison of $\text{In}_{0.53}\text{Ga}_{0.47}\text{As}$ and $\text{In}_{0.7}\text{Ga}_{0.3}\text{As}$ .....	87
Figure 5.2.	Schematic cross-sectional view of $\text{In}_{0.7}\text{Ga}_{0.3}\text{As}$ TFETs using p <sup>++</sup> /i or p <sup>++</sup> /n as tunneling junction and high-k $\text{LaAlO}_3$ or $\text{ZrO}_2$ gate dielectrics. .....	88
Figure 5.3.	Device layer structure and key fabrication steps of lateral TFETs ...	89
Figure 5.4.	SIMS result of TFET layer structure with Be and Si doping.....	90
Figure 5.5.	Device structure and band diagram of p <sup>++</sup> /n <sup>+</sup> and p <sup>++</sup> /i junction...	91

Figure 5.6.	Subthreshold characteristics of $\text{In}_{0.7}\text{Ga}_{0.3}\text{As}$ TFETs with p++/i or p++/n+ tunneling junctions measured at $V_{ds}=0.05$ V and 0.5 V .....	92
Figure 5.7.	Output characteristics of $\text{In}_{0.7}\text{Ga}_{0.3}\text{As}$ TFETs with p++/i or p++/n+ tunneling junctions measured at $V_g-V_{th}=0$ V to 2 V at the step of 0.5 V. ....	92
Figure 5.8.	a) Subthreshold characteristics of $\text{In}_{0.7}\text{Ga}_{0.3}\text{As}$ TFETs with $\text{ZrO}_2$ and p++/n+ tunneling junctions measured at $V_{ds}=0.05$ V and 0.5 V. b) the output characteristics of $\text{In}_{0.7}\text{Ga}_{0.3}\text{As}$ TFETs with $\text{ZrO}_2$ and p++/n+ tunneling junctions measured at $V_g-V_{th}=0$ V to 2 V at the step of 0.5 V. ....	94
Figure 5.9.	Subthreshold characteristics of $\text{In}_{0.7}\text{Ga}_{0.3}\text{As}$ TFETs with $\text{ZrO}_2$ or $\text{LaAlO}_3$ gate dielectrics on p++/n+ tunneling junction. Subthreshold swing vs. $I_d$ for both devices are inserted. ....	94
Figure 5.10.	Log-scale $ I_d \sim V_d$ characteristics measured at $V_g=0, 1, 2$ V. Esaki diode behavior at forward diode bias (negative drain voltage). ....	95
Figure 5.11.	The Esaki diode mechanism [40].....	95
Figure 6.1.	The proposed device structure design for lateral InGaAs GWAFETs with multiple channel layers. ....	100
Figure 6.2.	Key process flow for vertical 3D GWAFETs.....	101

## Chapter 1: Introduction

### 1.1 HISTORY OF SCALING

Semiconductor industry has advanced itself by continuously and rapidly improving its products: electronics that used in computing infrastructures, mobile devices, automatics, medical devices and many more. In the past five decades, development of this industry profoundly changes the way people live and think. Semiconductor industry provides information and technology that generate as much as 10 percent of global gross domestic products [1]. The success of semiconductor industry can be attributed to two driving forces: 1) economic drive – the need to lower the cost. Research results are closely bound to products. They are paid by customers rather than government. Lowering the cost becomes the major measure of competition between semiconductor companies; 2) social drive – the need to improve the performance. Desires to advance communication and transport, to improve health care and security, and to save energy all request breakthrough of technology limitations. Fortunately, for semiconductor industry, these two needs are answered simultaneously by reducing the feature size of its fundamental building block – MOSFET.

MOSFET stands for metal-oxide-semiconductor field-effect-transistor. It works as a switch, which can conduct or block current depending on the voltage control. By reducing the size of MOSFETs, chip size is smaller. The more chips fit into one wafer, the less it costs for making each chip:

$$Chip\ cost = \frac{Wafer\ cost}{(No.\ of\ Chip\ per\ wafer \times Chip\ yield)} \quad (1.1)$$

On the other hand as the feature size of MOSFET shrink, it can turn on and off faster. According to Dennard's scaling theory [2], by proportionally reducing device's structural parameters, device's characteristics improve accordingly as shown in table 1.1.

In this way, all the electrical fields in the scaled transistor remain the same. With dimensions reduce  $k$ , the power delay product reduce  $\sim k^3$ .

Table 1.1. Dennard's scaling theory [2]

Parameters	Scaling
Dimensions	$x', d'_{ox}, x'_j \rightarrow x/k$
Voltage	$V' \rightarrow V/k$
Doping	$N'_{sub} = N_{sub} \cdot k$
Current	$I'_D = \mu_{eff} \frac{W}{L} \frac{\epsilon_{ox}}{t_{ox}/k} \frac{(V_g - V_{th})^2}{2k^2} \rightarrow I_D/k$
Power	$P' = I'V' \rightarrow P/k^2$
Power Delay Product	$P't' \rightarrow Pt/k^3$

Based on all these good reasons to scale, the feature size of MOSFET has decreased  $\sim X400$  since 1970 [3]. Figure 1.1 illustrates the trend of minimum feature size and transistor density in microprocessor from 1970 to recent [4]. As the famous Moore's law predicted, or rather under the control of Moore's law, the density of transistors per chip doubled every two years [5]. Before 130nm technology node, it is the ideal scaling phase, where everything scales and performance improvement is concomitant. However, going down to 90nm and 65nm technology node, oxide couldn't be further reduced since there were only 4 atomic layers left [6][7]. Gate leakage could be huge due to the tunneling current through this thin oxide. Strained silicon technology was then introduced to enhance mobility and keep the momentum of performance improvement [8]. At 45nm technology node high-k/metal gate was developed, which replaced the silicon oxide and poly silicon gate stack [9]. As explained in the following equations, there are two ways to improve the gate control (or increase the gate capacitance): one is to reduce  $T_{ox}$ , the other is to increase  $k$ . By applying high-k dielectrics, equivalent oxide thickness (EOT) can be

reduced without thinning down the physical thickness of gate dielectrics. Thus gate leakage remains low.

$$C = \frac{Ak\epsilon_0}{t_{ox}} \quad (1.2)$$

$$EOT = k_{SiO_2} \cdot \frac{t_{SiO_2}}{k_{high-k}} \quad (1.3)$$

At 22nm node FinFETs have been pioneered [10-12]. With multi-gated structure, intel's 22nm FinFET has been reported to make chips run as much as 37 percent faster and it would be able to cut power consumption as much as 50 percent [13]. MOSFETs' performance for Intel 22nm multi-gated NFETs and PFETs are illustrated in Figure 1.2.

Scaling rules have been continuously providing effective guide for CMOS technology to satisfy two requirements stated in the beginning: scale-up circuit by increasing transistor density; and compute faster by improving switch performance.




Figure1.1 The evolution of transistor gate length (minimum feature size) and the density of transistors in microprocessors over time [4]




Figure1.2 Device performance of Intel 22nm multi-gated MOSFETs for both NFETs and PFETs [10]

## 1.2 EVOLUTION OF MOSFETs

In order to keep pace with requirements for cost and performance, MOSFETs have been evolved in many aspects including material, process flow and device structures. Silicon MOSFETs were invented in around 1960 as a three terminal controller with source, drain and gate [14]. Source and drain are formed by opposite doping to substrate. Gate controls channel by electrical field that penetrating the gate dielectric. Many techniques have been developed to enable scaling and performance improvement since then. Self-aligned process was developed around 1970 where the gate length is at around  $2\mu m$ . This technique largely reduced the overlap between gate and  $n^+$  region results in a much smaller parasitic capacitance. In 1980, as the gate length scaled down to

less than 1  $\mu\text{m}$ , hot electron effect becomes a severe phenomenon which limited further gate length reduction [15][16]. Hot electrons are electrons that accelerated by the high drain voltage and become energetic when traveling through source to drain. As electrons gain enough energy, they attempt to jump into the gate dielectric which leads to damage of oxide and increase of gate leakage current. Lightly doped drain (LDD) device was then invented to reduce electric field at drain side by extending a lightly doped region at source and drain [17]. Around 1990, silicide self-aligned technique was developed to reduce the parasitic resistance at source and drain [18]. During the same time, pocket or halo implantation was also added to ease the short channel effect [19][20]. In general, during scaling of bulk devices, short channel effect was handled by two methods: 1) shrinking EOT; 2) reducing depletion layer thickness. However, as the gate length went down to a couple of hundred of nanometer, short channel effect including threshold voltage decreasing, source and drain pinch off, drain induced barrier lowering (DIBL) and subthreshold slope degradation became more and more difficult to subside [21].

Further scaling of bulk device requires very high body doping to reduce depletion layer thickness. This would lead to a higher threshold voltage. The fundamental issue that underlies bulk MOSFETs is that there is too much silicon for gate to control. Silicon on insulator (SOI) structure was invented and put into production near year 2000 to cut off the leakage path underneath [22][23]. With a buried oxide, the depletion layer thickness is defined by the thin silicon layer on top of the box oxide. Short channel control is significantly improved and junction capacitance is reduced. The major problems come along with SOI include threshold voltage variation, floating body effect and increased thermal resistance.






Figure1.3 Evolution of silicon bulk device




Figure1.4 Evolution of MOSFETs structure – from planar to 3D multi-gate FET




Figure1.5 Simplified gate evolution pattern

Double gate structure was developed based on SOI by changing the box oxide substrate to a second gate [24]. Having two gate controlling channel, short channel effect can be further limited [25]. FinFET structure came out by standing up the double gate devices [26]. Besides benefit of the short channel control benefit, tri-gate MOSFETs or FinFETs also offer higher drive current per area. The challenges for FinFETs mostly lie in fabrication difficulties such as fin thickness variation, doping variation and metal gate work function control.

### **1.3 NOVEL DEVICE ARCHITECTURE – NANOWIRE AND TFETs**

As the device dimension entered the 7nm and 5nm node, it would be difficult or if not impossible to operate the transistor using MOS device physic as the basic principle. Several challenges are posted on 2012 ITRS including implementation of multi-gate structures, controlling source/drain series resistance, further scaling of EOT with higher  $k$  materials, threshold voltage control with metal gate stack [27]. The major concern for future scaling is reduction of power consumption – both on-state supply power and off-state standby power [28]. Novel device structures are expected.

To reduce the off-state power, that is, to limit the off-state leakage current, gate-wrap-around (GWA) FETs or nanowire devices currently attract lots of attentions [29-34]. Gwafets are often considered as a quasi-1D device similar to nanowire structure with channel surrounded by dielectric and metal. By applying gate wrapped around structures, the advantage of electrostatic control can be maximized. Also, as short channel effect is much better controlled by gate, the doping concentration in channel doesn't need to be that heavy. Intrinsic channel could be applied which will largely eliminate doping number variation issue. In addition, nanowire structure has higher

integration density that nanowires can be stacked 3D both vertically or laterally (Figure 1.6). Cost-effective bottom-up fabrication solution is another merit of nanowire devices. However, several challenges remain: in fabrication, variation in nanowire diameter lead to the variation of threshold voltage; the off-state leakage current is dominated by the worst one of the nanowire in a bunch of nanowires; in device physics, due to the small size of the nanowire, strong quantum effect pushes electrons from surface inversion to bulk inversion (or volume inversion). This will reduce the carrier concentration in channel and thus decrease drive current.

Reduction of the on-state power consumption requests a lower supply voltage. For conventional MOSFETs, to reduce the supply voltage and maintain performance would mean scaling the threshold voltage and therefore increase the off current, and standby power consumption goes up accordingly. This is because conventional MOSFETs are limited to a subthreshold swing of 60mV/dec at room temperature (Figure 1.7). The basic operation mechanism of MOSFETs is to inject carriers over the potential barrier between source and channel. The height of this barrier is controlled by gate voltage. Drain current can be written as:

$$I_D \propto \exp\left(\frac{qV}{kT}\right) \quad (1.4)$$

$$SS = \ln 10 \cdot \frac{dV_{GS}}{dI_D} \quad (1.5)$$

Thus, SS is limited to  $kT/q$ , at room temperature, it is 60mV/dec.




Figure1.6 Advantages of nanowire transistors




Figure1.7 Advantages of tunneling FETs over conventional MOSFETs

Tunneling FET (TFET) using different operation principle is an attractive alternative for low power application because of its potential to achieve  $SS < 60 \text{ mV/dec}$  [35-39]. In TFETs, instead of moving above the potential barrier, carriers tunnel through the barrier of source and channel. In this way, the drive current is presented as:

$$I_D = a \cdot V_{eff} \cdot E \cdot \exp\left(-\frac{b}{E}\right) \quad (1.6)$$

where  $V_{eff}$  is tunnel junction bias;  $E$  is electric field;  $a, b$  are coefficients determine by material's band gap  $E_g$  and effective mass  $m^*$ .

$$SS = \ln 10 \cdot \left[ \frac{1}{V_{eff}} + \frac{(E + b)}{E^2} \cdot \frac{dE}{dV_{eff}} \right]^{-1} \quad (1.7)$$

$SS$  depends on electrical field and effective voltage, not limited by  $kT/q$  [40].

To achieve a lower SS using TFET structure: 1) junction need to be highly doped and kept as sharp as possible to maximize  $dE/dV$ ; 2) gate voltage should be effectively coupled to tunneling junction bias  $V_{eff}$ . The drive current of TFETs can be improved by increase  $V_{eff}$ ,  $E$ , decrease  $E_g$  and effective mass  $m^*$ .

#### 1.4 EMERGING CHANNEL MATERIAL – III-V COMPOUND

III-V materials are compounds that formed with elements from group III such as Al, Ga, In and elements from group V like N, P, As, Sb. III-V materials are by no means new to semiconductor industry. Researchers have been considering III-V as the substrate material since the invention of MOSFETs and the first demonstration of depletion mode GaAs MOSFETs was around four decades ago. III-V materials are also widely used in optical applications. One famous example would be GaN blue light emitting diode (LED). Different than silicon, III-V materials are direct band materials with smaller band gaps, as illustrated in Figure 1.8 [41]. III-V has been recognized as alternate channel material due to their outstanding transport advantages. In explicit, that is their lower effective mass and higher mobility [42][43]. When transistor first developed, electrons run in vacuum as the name “vacuum tube” indicated. Then transistors on silicon were invented. With electrons travel in silicon crystal, the effective mass dropped to  $0.26m_0$ . III-V materials inherently process an even lower effective mass, for example the effective mass of InGaAs is  $0.04m_0$ . Recently great efforts have also been allocated into graphene where the effective mass is close to 0. The trend is clear, lower effective mass, faster the transport (Figure 1.9). The related material properties of Si, Ge and main III-V for MOSFETs application are shown in Table 1.2. With superior mobility, III-V materials can potentially provide higher drive current.

$$I_D = Cox \cdot \mu \frac{W}{L} \frac{(V_g - V_{th})^2}{2} \quad (1.8)$$

Or enable lower supply voltage to achieve the same current level (Figure 1.10). With various choices of group III-V compound semiconductors, it is possible to continuously change the band gap and lattice constant by forming alloys of different III-Vs, which largely broaden the design of the device structure.




Figure1.8 Band structures of silicon and InGaAs




Figure1.9 Trend of new materials: lower effective mess.

Table 1.1 Related material properties of Si, Ge and main III-V for MOSFETs application

	Si	Ge	GaAs	InP	In <sub>0.53</sub> Ga <sub>0.47</sub> As	In <sub>0.7</sub> Ga <sub>0.3</sub> As	InAs
Lattice constant (Å)	5.431	5.658	5.653	5.869	5.869	5.937	6.058
Electron Effective Mass (m*/m <sub>0</sub> )	0.19	0.082	0.067	0.077	0.041	0.034	0.023
Electron Affinity (eV)	4.05	4	4.07	4.38	4.5	4.65	4.9
Band-gap (eV)	1.12	0.66	1.42	1.35	0.74	0.58	0.35
Electron Mobility (cm <sup>2</sup> /Vs)	1,500	3,900	8,500	4,600	12,000	20,000	33,000
Hole mobility (cm <sup>2</sup> /Vs)	450	1,900	400	150	300	400	460




Figure 1.10 Transfer characteristics of MOSFETs to illustrate the advantage of higher mobility materials.

When III-V MOSFETs first developed, the major issue was lack of high quality thermodynamic stable gate dielectrics. Unlike Si-SiO<sub>2</sub> interface, the native oxides of III-V produce much more interface traps, which makes it difficult to band Fermi level into inversion mode. Namely “the Fermi level pinning issue” [44-46]. Significant progresses have been made in the past two decades in solving these problems and essentially enable III-V material to outperform Silicon. Atomic layer deposition (ALD) has been introduced

to III-V MOSFETs to apply high-k dielectrics such as  $\text{Al}_2\text{O}_3$ ,  $\text{HfO}_2$ ,  $\text{ZrO}_2$  or  $\text{LaAlO}_3$  with a reasonable interface trap density ( $D_{it}$ ) [47-50]. Molecular beam epitaxial (MBE)  $\text{Ga}_2\text{O}_3(\text{Gd}_2\text{O}_3)$  dielectrics has been reported to show good interface quality with  $D_{it}$  at mid- $10^{11}/\text{cm}^2\cdot\text{eV}$  level [51-53]. A variety of surface treatment techniques have also been explored for III-V surface, such as using chemicals like sulfur [54], HBr [55], and oxynitride [56], fluorine plasma [57][58], and Si, Ge,  $\text{Si}_x\text{N}_y$ ,  $\text{Ge}_x\text{N}_y$  interfacial passivation layers [59-62] . All of these methods have shown promising improvement of device performance.

The following challenges exist for developing III-V MOSFETs: 1) Gate stack: further scaling of EOT with higher k materials is needed. High-k/III-V interface trap need to be better controlled. However, note that as the gate dielectric thickness continues to reduce, the gate capacitance will keep increasing and interface trap capacitor will no longer be a dominant issue. 2) Source and drain resistance: as the channel goes shorter and shorter, series resistances at source and drain become a limiting factor of current capacity. Self-aligned process similar to silicide technique is still under searching. 3) Integration on silicon: III-V materials have poor mechanical properties and for industry application concerns, integrate III-V on silicon substrate is necessary. Also, III-V are superior for electron mobility but not for hole mobility. Integration of Ge pFETs and III-V nFETs on silicon substrate would be an ideal solution to boost the CMOS performance. 4) Process complexity: to suppress the off-state leakage current, multi-gated channel shape or nanowire structure is in demand. Basic process issues same as silicon 3D multi-gated devices need to be addressed.

When designing a III-V MOSFET, several points need to be bear on mind on the intrinsic limitations of III-V MOSFETs: 1) Low conduction band density of states: lower effective mass for III-V materials come from the curvature of their conduction band



(Figure 1.8). With this shape of conduction band, however, density of states is also lower. The current flow is a product of mobility and concentration of electrons. For III-V materials, the current enhancement resulted from higher mobility is compromised by the lower conduction band density of states. As the dielectric scaling down further, the surface carrier concentration tends to become a dominant factor which might cancel out the benefit from higher mobility. 2) Band to band tunneling: when smaller effective mass materials are selected for higher mobility, the band gap drops accordingly. For example, the high mobility material InSb has band gap of only 0.17eV. With smaller band gap, the band to band tunneling can be a limiting factor for off-state leakage current. 3) Ballistic transport regime: ballistic transport means that the channel is so short that electrons travel from source to drain without encountering any scattering. From ballistic theory, the on current is determined by the number of carriers flow through the channel per unit time rather than by channel mobility. We can still present the current using the mobility concept:

$$I_D = \frac{W}{L_g} \mu_{app} C_G (V_{GS} - V_T) V_{DS} \quad (1.9)$$

$$\frac{1}{\mu_{app}} = \frac{1}{\mu_B} + \frac{1}{\mu_0} \quad (1.10)$$

The apparent channel mobility  $\mu_{app}$  is the combination of the ballistic mobility  $\mu_B$  and the bulk mobility  $\mu_0$  using Mathiessen's law [63]. In this way, the apparent mobility can be explained in both ballistic and diffusion limit. When the gate length goes down into ballistic region,  $\mu_{app}$  will become more and more dominate by  $\mu_B$  not  $\mu_0$  and III-V is losing its advantage. 4) Transfer to lower mobility valley: as indicate in Figure 1.8, the conduction band of III-V has multiple valleys  $\Gamma$ , L and X with different effective mass. When apply the gate electric field, the electrons fill up the  $\Gamma$  valley first since it is the lowest valley. As gate voltage keep cranking up, electrons tend to move to

the L valley as well where effective mass increases and mobility drops [63]. When design the III-V alloy, it is preferred to have larger energy level difference between different valleys.

## **1.5 OUTLINE**

This research work aims at exploring the possibility of III-V compound as alternative channel material and developing emerging device architectures for next generation CMOS technology. III-V materials are selected here for their high electron mobility and thus the potential to achieve higher drive current. This research work started from designing the gate stack using various high-k dielectrics/metal gate and went on to surface channel MOSFETs demonstration. Then the study of buried channel MOSFETs with a thin barrier layer applied on top of the channel were carried out to further improve the effective channel mobility. 3D gate-wrapped-around FETs were investigated after to optimize the gate control over channel. III-V tunneling FETs with a novel device operation concept have also been examined. Research efforts have been devoted into many areas to improve the III-V device performance including high-k/metal gate stack quality, high-k/III-V interface properties, channel layer quantum well structure design, source/drain contact and fabrication process flow.

In chapter 2, high-k/metal gate stack applied on InGaAs substrate was investigated. MOSCAPs were fabricated with various high-k dielectrics using atomic-layer deposition. Interface property of high-k/InGaAs and metal gate work function was studied. Surface channel InGaAs MOSFETs with ALD high-k dielectrics deposited directly on top of the channel have been fabricated. Device performances including drive current, transconductance, subthreshold swing and effective channel mobility of devices

with various high-k dielectrics have been compared. Effect of Indium concentration dependence in InGaAs channel has also been examined.

In chapter 3, to further improve the effective channel mobility for III-V MOSFETs, buried channel structure has been applied. InGaAs buried channel MOSFETs with various barrier layers were studied. By applying a thin barrier layer between channel and high-k dielectric, the problematic high-k/III-V interface is moved away from the channel and thus the interface scattering is significantly reduced. Scaling behaviors of InGaAs MOSFETs down to gate length of 40nm has been investigated including  $V_{th}$  roll-off, SS and DIBL. Channel thickness of InGaAs has been thinning down to achieve better short channel effect control. Higher mobility material InAs has also been inserted into InGaAs channel to achieve better on-state performance.

In chapter 4, non-planar gate-wrapped-around structure has been applied to III-V InGaAs MOSFETs. 3D InGaAs GWAFETs with ALD high-k dielectrics have been fabricated with various fin width down to 40nm. InGaAs/InP heterostructure was applied to enable fin release process. Optimized fabrication process flow has been set up. Scalability of 3D devices has been studied and compared to planar devices including drive current, transconductance, SS, DIBL and off-state leakage. Simulation using Sentaurus of 3D InGaAs nanowire structure has been carried out to better understand the performance limiting factors.

In chapter 5, InGaAs tunneling FETs have been demonstrated. Band to band tunneling operation mechanism was confirmed by the gate bias dependent Esaki diode behavior. InGaAs TFETs have been fabricated using MBE grown tunneling junctions. Device performances of TFETs with p<sup>++</sup>/i and p<sup>++</sup>/n<sup>+</sup> junction and different high-k dielectrics have been compared.

In chapter 6, the contribution of this dissertation is summarized and suggestions on future work have been proposed.

## Chapter 2: Surface Channel InGaAs MOSFETs

As significant efforts have been devoted to explore III-V materials recently [64], encouraging results have been reported that III-V MOSFETs with various high-k dielectrics  $\text{Al}_2\text{O}_3$ ,  $\text{HfO}_2$  and  $\text{ZrO}_2$ , molecular beam epitaxy (MBE)  $\text{Ga}_2\text{O}_3$  ( $\text{Gd}_2\text{O}_3$ ) dielectrics and Si interfacial passivation layer (IPL) all show promising performance improvement.  $\text{In}_{0.53}\text{Ga}_{0.47}\text{As}$  surface channel MOSFETs with ALD high-k dielectrics were studied here. Within various III-V compound materials, InGaAs/InAlAs system is preferred because of several reasons: 1) the electron mobility of InGaAs is comparably high.  $\text{In}_{0.53}\text{Ga}_{0.47}\text{As}$  exhibits intrinsic electron mobility of  $12,000\text{cm}^2/\text{eVs}$  at room temperature; 2) Band-to-band tunneling leakage current is limited since the band gap for  $\text{In}_{0.53}\text{Ga}_{0.47}\text{As}$  is around  $0.74\text{eV}$ . Off-state leakage current for InGaAs devices is lower than smaller bandgap materials like InAs and InSb; 3) InGaAs/InAlAs is lattice matched and can be grown by MBE techniques with low defect density.

High-k dielectrics deposited using atomic layer deposition were applied here because of their advantages on higher film uniformity, accurate control of dielectric thickness and better interface condition due to self-cleaning characteristics. In this chapter, the following topics will be covered: 1) Material and electrical properties of various high-k and metal gate stack including the interface and bulk property of high-k layer, leakage current and metal gate work function; 2) detailed fabrication process for surface channel InGaAs MOSFETs; 3) Comparison of InGaAs MOSFETs with  $\text{Al}_2\text{O}_3$  and  $\text{ZrO}_2$  dielectrics; 3) Effect of Indium concentration dependence on device performance of InGaAs surface channel MOSFETs.

## 2.1. DESIGN OF HIGH-K/ METAL GATE STACK

High-k/metal gate stack was adapted into semiconductor industry at 45nm technology node and beyond to enable further scaling of gate dielectrics. When select a gate dielectric, several factors need to be considered: 1) larger band gap is preferred. The conduction band and valance band offset to the substrate material also need to be examined. Barrier height should be large enough for both electrons and holes to prevent leakage; 2) this dielectric should process a good interface with substrate material with low interface trap density; 3) the bulk property of oxide is also important. Low fixed charge and traps are preferred; 4) it should be thermal dynamically stable during the fabrication process; 5) it need to be compatible to gate electrode [65-67].

Atomic layer deposition was introduced to silicon-based CMOS manufacturing for its great potential on producing very thin, conformal films with accurate control of film thickness and composition at atomic level [68]. Similar to chemical vapor deposition techniques (CVD), ALD is also based on chemical reaction but limited by surface. ALD process breaks down the chemical reaction into two half reactions, by purging two chemicals (or precursors) one at a time, the film can be deposited in a self-limiting manner. ALD is done by cycles. The substrate is exposed alternatively to each precursor for a certain time. In each cycle one layer of film at around 0.1nm is deposited. The thickness of film is controlled by the number of cycles applied [69].

In order to understand ALD high-k dielectrics on III-V, MOSCAP of InGaAs with various high-k dielectrics have been fabricated and analyzed. The scalability of equivalent oxide thickness, high-k/III-V interface quality, oxide bulk quality were studied and compared.  $\text{In}_{0.53}\text{Ga}_{0.47}\text{As}$  MOSCAPs were fabricated on 300nm MBE grown substrate by first using 1% HF to clean the InGaAs surface and remove the native oxide. Then samples were dipped into ammonium sulfur for surface passivation. The purpose of

ammonium passivation is believed to be that the dangling bonds of InGaAs surface can be terminated by sulfur, which can better protect the surface from being oxidized [70]. Samples were then transferred to ALD chamber where various thicknesses of high-k film  $\text{Al}_2\text{O}_3$ ,  $\text{HfO}_2$ ,  $\text{ZrO}_2$  and  $\text{HfAlO}$  were deposited. ALD system used here is Savannah 100 Optimum. Chamber temperature is set to be 200°C and base pressure is 0.24 mTorr. Chamber temperature and pressure need to be adjusted for different ALD system. After ALD, post deposition annealing was done using rapid thermal annealing (RTA) at 500C for 90s to densify the oxide film. TaN was sputtered as gate electrode and patterned by  $\text{CF}_4$  reactive ion etching (RIE). The last step was backside metal deposition and annealing at 400C for 30s to form the backside contact.

Figure 2.1 illustrates the EOT vs. physical thickness for different high-k materials. k values for these materials are summarized in table aside. EOT was extracted from CV-measurement using inversion region capacitance.  $\text{ZrO}_2$  shows the highest scalability with k value of 32. For a 5nm thick  $\text{ZrO}_2$ , EOT is scaled down to 0.7nm. Flat band voltage shift vs. EOT for  $\text{Al}_2\text{O}_3$ ,  $\text{HfO}_2$ ,  $\text{ZrO}_2$  and  $\text{HfAlO}$  were plotted in Figure 2.2. Fixed charge was extracted from slope of flat band vs. EOT:

$$V_{fb} = V_g @ \min \left[ \frac{d \left( \frac{1}{C} \right)}{dV} \right] \quad (2.1)$$

$$V_{fb} = \varphi_{fermi} - \left( \frac{Q_f}{\epsilon_{OX}} \right) EOT \quad (2.2)$$




Figure 2.1. EOT vs. physical thickness of ALD  $\text{Al}_2\text{O}_3$ ,  $\text{HfO}_2$ ,  $\text{ZrO}_2$  and HfAlO on InGaAs substrate. k values were summarized in table.




Figure 2.2. Flat band voltage shift vs. EOT for  $\text{Al}_2\text{O}_3$ ,  $\text{HfO}_2$ ,  $\text{ZrO}_2$  and HfAlO on InGaAs substrate. Fixed Charge extracted from slope of the curves.






Figure 2.3. a)  $D_{it}$  measured at room temperature with frequency range from 100Hz to 1MHz for ALD  $\text{Al}_2\text{O}_3$ ,  $\text{HfO}_2$ ,  $\text{ZrO}_2$  and  $\text{HfAlO}$  on InGaAs substrate. b) Comparison of  $D_{it}$  and fixed charge for ALD  $\text{Al}_2\text{O}_3$ ,  $\text{HfO}_2$ ,  $\text{ZrO}_2$  and  $\text{HfAlO}$  on InGaAs substrate.




Figure 2.4. CV hysteresis and dispersion measurement of MOSCAP with ALD  $\text{Al}_2\text{O}_3$ ,  $\text{HfO}_2$ ,  $\text{HfAlO}$ , and  $\text{ZrO}_2$  on InGaAs substrate at frequency from 1kHz to 1MHz.




Figure 2.5. Normalized hysteresis and dispersion for MOSCAP with Al<sub>2</sub>O<sub>3</sub>, HfO<sub>2</sub>, ZrO<sub>2</sub> and HfAlO dielectric on InGaAs substrate.

$D_{it}$  measured by conductance method at room temperature with frequency range from 100Hz to 1MHz is shown in Figure 2.3a), with Al<sub>2</sub>O<sub>3</sub> showing the lowest  $D_{it}$  of  $5e^{12}$  eV<sup>-1</sup>cm<sup>-2</sup> and ZrO<sub>2</sub> the highest of  $9e^{12}$  eV<sup>-1</sup>cm<sup>-2</sup>.  $D_{it}$  and  $Q_f$  for Al<sub>2</sub>O<sub>3</sub>, HfO<sub>2</sub>, ZrO<sub>2</sub> and HfAlO were summarized and compared in Figure 2.3b).

Figure 2.4 illustrates the CV hysteresis and dispersion measurement of MOSCAP with different dielectrics at frequency from 1kHz to 1MHz. For fair comparison between different high-k materials, gate voltage range applied was chosen to generate same electrical field across the dielectrics. That is, the same electrical field  $E = V_g/EOT = 10mV/cm$  was applied. Figure 2.5 summarized the normalized hysteresis and dispersion for Al<sub>2</sub>O<sub>3</sub>, HfO<sub>2</sub>, ZrO<sub>2</sub> and HfAlO on InGaAs. The smallest frequency dispersion was achieved by Al<sub>2</sub>O<sub>3</sub> which also indicates its better interface quality with InGaAs substrate. The results above suggest that ZrO<sub>2</sub> has the highest scalability however also highest interface trap density with InGaAs surface, while Al<sub>2</sub>O<sub>3</sub> has a lower k value but best interface with InGaAs.




Figure 2.6. Flat band voltage vs. EOT plot for different metal gate materials: TaN, Al and Ni.

Table 2.1. Metal gate work function extracted from MOSCAP with III-V substrate and  $\text{Al}_2\text{O}_3$  dielectrics

Metal Gate	Vacuum Metal Workfunction (eV)	Effective Workfunction on InP (eV)	Effective Workfunction on GaAs (eV)
Al	4.06 -4.26	4.19	4.13
TaN	4.5	4.78	4.43
Ni	5.04 – 5.35	5.17	--

Different metal gate materials were also applied to demonstrate Fermi-level unpinning at high-k and III-V interface. MOSCAPs were fabricated on both n type InP and p type GaAs substrate with ALD  $\text{Al}_2\text{O}_3$  dielectric. Metal gate TaN is deposited by sputtering. Ni and Al metal gate were deposited by e-beam evaporation and lift-off process. The flat-band voltage of each sample is extracted from C-V measurement. Metal-semiconductor work function difference was shown by interpolation (Figure 2.6). Flat band voltage shifts with different metal gate materials, which indicates that Fermi-level is able to move inside the band gap.

## 2.2. SURFACE CHANNEL INGAAS MOSFETs WITH HIGH-K DIELECTRICS

InGaAs surface channel MOSFETs have been fabricated on MBE grown InGaAs wafer. Figure 2.7 shows the cross section of  $\text{In}_{0.53}\text{Ga}_{0.47}\text{As}$  and  $\text{In}_{0.7}\text{Ga}_{0.3}\text{As}$  MOSFET layer structures. Both samples were grown on 2-inch InP p+ substrate, followed by 100 nm, p-type doped  $1 \times 10^{18} \text{ cm}^{-3}$   $\text{In}_{0.52}\text{Al}_{0.48}\text{As}$  buffer layer, and 400 nm p-type doped  $5 \times 10^{16} \text{ cm}^{-3}$   $\text{In}_{0.53}\text{Ga}_{0.47}\text{As}$ . For  $\text{In}_{0.7}\text{Ga}_{0.3}\text{As}$  wafer, a 12 nm p-type doped  $5 \times 10^{16} \text{ cm}^{-3}$   $\text{In}_{0.7}\text{Ga}_{0.3}\text{As}$  channel was grown on the top. The lattice mismatch for  $\text{In}_{0.7}\text{Ga}_{0.3}\text{As}$  and  $\text{In}_{0.53}\text{Ga}_{0.47}\text{As}$  is 1.16%. 12 nm is within the critical thickness range for  $\text{In}_{0.7}\text{Ga}_{0.3}\text{As}$  epi-growth on  $\text{In}_{0.53}\text{Ga}_{0.47}\text{As}$ . Material properties of both  $\text{In}_{0.7}\text{Ga}_{0.3}\text{As}$  and  $\text{In}_{0.53}\text{Ga}_{0.47}\text{As}$  substrate were verified by X-ray photoelectron spectroscopy (XPS) measurement.




Figure 2.7. Cross-sectional schematic view of surface channel  $\text{In}_{0.53}\text{Ga}_{0.47}\text{As}$  and  $\text{In}_{0.7}\text{Ga}_{0.3}\text{As}$  MOSFETs with ALD  $\text{Al}_2\text{O}_3$  or  $\text{ZrO}_2$  as gate dielectric.

$\text{In}_{0.53}\text{Ga}_{0.47}\text{As}$  and  $\text{In}_{0.7}\text{Ga}_{0.3}\text{As}$  samples were first covered by 10 nm  $\text{Al}_2\text{O}_3$  by ALD, which is used to protect the wafer during source and drain ion-implantation process. Dummy gate was patterned by photoresist. Source and drain was selectively doped by Si implant (dosage of  $2 \times 10^{14} \text{ cm}^{-2}$  at 35 keV). After remove photoresist for

dummy gate, implantation activation was done by RTA at 700 °C 10 s in nitrogen ambient. The removal of 10 nm Al<sub>2</sub>O<sub>3</sub> protecting layer was done after the dopant activation to prevent dopant from out diffusion. Samples were then cleaned using diluted HF and passivated by ammonium sulfur. Then Al<sub>2</sub>O<sub>3</sub> or ZrO<sub>2</sub> dielectrics were grown onto both substrates by ALD. Post deposition anneal was done at 450-500 °C for 1 min. TaN was deposited as gate electrode by reactive sputtering. The thickness of TaN layer is around 200nm. Source and drain metal AuGe(25nm)/Ni(10nm)/Au(40nm) was defined by e-beam evaporation and lift off process, followed by 400 °C 30 s RTA.

$I_d$ - $V_g$  characteristic of In<sub>0.53</sub>Ga<sub>0.47</sub>As and In<sub>0.7</sub>Ga<sub>0.3</sub>As MOSFETs measured at room temperature (RT) and 77 K were illustrated in Figure 2.8 for a) Al<sub>2</sub>O<sub>3</sub> with EOT 4.4 nm and b) ZrO<sub>2</sub> with EOT 0.9 nm. The gate leakage current is less than  $4 \times 10^{-9}$  A/cm<sup>2</sup> at  $V_g - V_{th} = 1$  V for Al<sub>2</sub>O<sub>3</sub> samples, and  $1 \times 10^{-4}$  A/cm<sup>2</sup> for ZrO<sub>2</sub> samples (data not shown). For both high-k dielectrics, the In<sub>0.53</sub>Ga<sub>0.47</sub>As MOSFETs exhibit much lower subthreshold swing than In<sub>0.7</sub>Ga<sub>0.3</sub>As MOSFETs (125 mV/dec versus 160 mV/dec for Al<sub>2</sub>O<sub>3</sub>, 126 mV/dec versus 138 mV/dec for ZrO<sub>2</sub>). This indicates a better gate control over channel due to a higher quality interface between In<sub>0.53</sub>Ga<sub>0.47</sub>As substrate and Al<sub>2</sub>O<sub>3</sub> (or ZrO<sub>2</sub>) high-k dielectric than In<sub>0.7</sub>Ga<sub>0.3</sub>As. This is demonstrated by the interface trap density measurement. Lower  $D_{it}$  at oxide/In<sub>0.53</sub>Ga<sub>0.47</sub>As interface was observed by conductance method (Figure 2.9). Subthreshold swing is also affected by the junction leakage current. The off current of In<sub>0.7</sub>Ga<sub>0.3</sub>As is slightly larger due to its smaller band gap. Low temperature measurement show much lower off current due to lower generation and recombination rate at 77 K.




Figure 2.8.  $I_d$ - $V_g$  characteristics at  $V_d=50$  mV of  $\text{In}_{0.53}\text{Ga}_{0.47}\text{As}$  and  $\text{In}_{0.7}\text{Ga}_{0.3}\text{As}$  MOSFETs measured at room temperature and 77 K with a)  $\text{Al}_2\text{O}_3$  (EOT 4.4 nm) and b)  $\text{ZrO}_2$  (EOT 0.9 nm).  $L_g=20$   $\mu$ m.






Figure 2.9. Split-CV frequency dispersion from 1 MHz to 1 KHz measured at 77 K for a)  $In_{0.53}Ga_{0.47}As$  MOSFETs with  $Al_2O_3$ , b) for  $In_{0.7}Ga_{0.3}As$  MOSFETs with  $Al_2O_3$ , c)  $D_{it}$  of  $Al_2O_3/InGaAs$  and d)  $D_{it}$  of  $ZrO_2/InGaAs$ .

Figure 2.9 shows split-CV of  $\text{In}_{0.53}\text{Ga}_{0.47}\text{As}$  and  $\text{In}_{0.7}\text{Ga}_{0.3}\text{As}$  MOSFETs with  $\text{Al}_2\text{O}_3$  measured at 77 K. Frequency range is from 1 MHz to 1 KHz. Low temperature measurement was used to minimize the influence of minority carrier. Comparing to  $\text{In}_{0.7}\text{Ga}_{0.3}\text{As}$  MOSFETs, the CV curves of  $\text{In}_{0.53}\text{Ga}_{0.47}\text{As}$  channel MOSFETs show smaller dispersion within the depletion region (high-lighted in Figure 2.9. This suggests lower interface trap density for  $\text{In}_{0.53}\text{Ga}_{0.47}\text{As}$  MOSFETs.  $D_{it}$  results are inserted in Figure 2.9. Minimal  $D_{it}$  for  $\text{Al}_2\text{O}_3$  high-k dielectric is  $1.1 \times 10^{12} \text{ eV}^{-1}\text{cm}^{-2}$  for  $\text{In}_{0.53}\text{Ga}_{0.47}\text{As}$  and  $3.2 \times 10^{12} \text{ eV}^{-1}\text{cm}^{-2}$  for  $\text{In}_{0.7}\text{Ga}_{0.3}\text{As}$  MOSFETs. As for  $\text{ZrO}_2$ ,  $\text{In}_{0.53}\text{Ga}_{0.47}\text{As}$  MOSFETs have minimal  $D_{it}$   $4.1 \times 10^{12} \text{ eV}^{-1}\text{cm}^{-2}$  compared to  $5.8 \times 10^{12} \text{ eV}^{-1}\text{cm}^{-2}$  for  $\text{In}_{0.7}\text{Ga}_{0.3}\text{As}$  MOSFETs.

Transfer and output characteristics of  $\text{In}_{0.53}\text{Ga}_{0.47}\text{As}$  and  $\text{In}_{0.7}\text{Ga}_{0.3}\text{As}$  MOSFETs are shown in Figure 2.10. Although  $\text{In}_{0.7}\text{Ga}_{0.3}\text{As}$  MOSFETs are expected to give a larger on-current and transconductance due to its higher intrinsic mobility, the results are opposite. This indicates that the III-V/high-k dielectric interface plays a more important role here. The high temperature annealing process during fabrication may also have degraded device performance.

The extrinsic transconductance and subthreshold swing of InGaAs MOSFETs with different  $\text{Al}_2\text{O}_3$  and  $\text{ZrO}_2$  thicknesses were summarized in Figure 2.11. At similar EOT around 2 nm, devices with  $\text{Al}_2\text{O}_3$  show higher transconductance and smaller subthreshold swing than devices with  $\text{ZrO}_2$ . This is because the  $\text{Al}_2\text{O}_3$  has smaller interface trap density than  $\text{ZrO}_2$  (Figure 2.9). The advantage of  $\text{ZrO}_2$  is that it has a higher k value (around 32) than  $\text{Al}_2\text{O}_3$  (k=8). With same physical thickness, EOT of  $\text{ZrO}_2$  can be



scaled even further and thus provides better gate control. However, the disadvantage is that the interface quality of  $\text{ZrO}_2$  is worse than  $\text{Al}_2\text{O}_3$ .




Figure 2.10. a)  $I_d$ - $V_g$  and extrinsic transconductance  $G_m$ - $V_g$  curves at  $V_d=50$  mV for  $\text{In}_{0.53}\text{Ga}_{0.47}\text{As}$  and  $\text{In}_{0.7}\text{Ga}_{0.3}\text{As}$  MOSFETs with  $\text{ZrO}_2$ . b) Output characteristic of  $\text{In}_{0.53}\text{Ga}_{0.47}\text{As}$  and  $\text{In}_{0.7}\text{Ga}_{0.3}\text{As}$  MOSFETs with  $\text{ZrO}_2$  measured from  $V_g$ - $V_{th}=0$  V to 2 V, at the step of 0.5 V.  $L_g=20$   $\mu\text{m}$ .




Figure 2.11. a) Extrinsic transconductance at  $V_d = 1$  V of  $In_{0.53}Ga_{0.47}As$  and  $In_{0.7}Ga_{0.3}As$  MOSFETs with various oxide thicknesses. b) Subthreshold swing at  $V_d = 0.05$  V of  $In_{0.53}Ga_{0.47}As$  and  $In_{0.7}Ga_{0.3}As$  MOSFETs with various oxide thicknesses.




Figure 2.12. a) Effective channel mobility versus inversion charge density for In<sub>0.53</sub>Ga<sub>0.47</sub>As and In<sub>0.7</sub>Ga<sub>0.3</sub>As MOSFETs with Al<sub>2</sub>O<sub>3</sub>. b) Effective channel mobility versus inversion charge density for In<sub>0.53</sub>Ga<sub>0.47</sub>As and In<sub>0.7</sub>Ga<sub>0.3</sub>As MOSFETs with ZrO<sub>2</sub>.

Effective channel mobility of  $\text{In}_{0.53}\text{Ga}_{0.47}\text{As}$  and  $\text{In}_{0.7}\text{Ga}_{0.3}\text{As}$  channel MOSFETs was measured by split-CV method. Figure 2.12 illustrates channel mobility versus inversion charge density characteristics of  $\text{In}_{0.53}\text{Ga}_{0.47}\text{As}$  and  $\text{In}_{0.7}\text{Ga}_{0.3}\text{As}$  channel MOSFETs for a)  $\text{Al}_2\text{O}_3$  and b)  $\text{ZrO}_2$ .  $\text{In}_{0.53}\text{Ga}_{0.47}\text{As}$  MOSFETs show higher mobility than  $\text{In}_{0.7}\text{Ga}_{0.3}\text{As}$  MOSFETs for both gate dielectrics. The peak mobility of  $\text{In}_{0.53}\text{Ga}_{0.47}\text{As}$  with  $\text{Al}_2\text{O}_3$  ( $\text{ZrO}_2$ ) is  $1600 \text{ cm}^2/\text{Vs}$  ( $730 \text{ cm}^2/\text{Vs}$ ), that of  $\text{In}_{0.7}\text{Ga}_{0.3}\text{As}$  is  $1350 \text{ cm}^2/\text{Vs}$  ( $505 \text{ cm}^2/\text{Vs}$ ). These results agree with previous observation of transconductance and subthreshold swing trend.




Figure 2.13.  $V_{th}$ ,  $G_{max}$  and  $I_g$  change during PBTI stress at effect electrical field  $8 \text{ MV}/\text{cm}$  of  $\text{In}_{0.53}\text{Ga}_{0.47}\text{As}$  and  $\text{In}_{0.7}\text{Ga}_{0.3}\text{As}$  MOSFETs with  $\text{Al}_2\text{O}_3$  oxide.

PBTI measurement results were shown in Figure 2.13.  $V_{th}$ ,  $G_{max}$  and  $I_g$  change was measured at stress of  $8 \text{ MV}/\text{cm}$ . Similar slope of  $V_{th}$  versus time of  $\text{In}_{0.53}\text{Ga}_{0.47}\text{As}$  and  $\text{In}_{0.7}\text{Ga}_{0.3}\text{As}$  MOSFETs indicates that both oxide and III-V interfaces have similar trap

trapping behavior.  $\text{In}_{0.7}\text{Ga}_{0.3}\text{As}$  MOSFETs exhibit larger amount of interface degradation shown from  $G_{\text{mmax}}$  change. The gate leakage current is similar for both devices.

In summary, InGaAs surface channel MOSFETs with ALD gate dielectrics were fabricated and investigated here. Peak mobility of  $1600\text{cm}^2/\text{Vs}$  was achieved using  $\text{In}_{0.53}\text{Ga}_{0.47}\text{As}$  channel MOSFETs with  $\text{Al}_2\text{O}_3$ .  $\text{In}_{0.53}\text{Ga}_{0.47}\text{As}$  MOSFETs were found to exhibit better device performance than  $\text{In}_{0.7}\text{Ga}_{0.3}\text{As}$  MOSFETs including higher transconductance, higher mobility and lower subthreshold swing for both  $\text{Al}_2\text{O}_3$  and  $\text{ZrO}_2$  gate dielectric (e.g. SS for  $\text{In}_{0.53}\text{Ga}_{0.47}\text{As}$  is 125 mV/dec for  $\text{Al}_2\text{O}_3$  vs. 160 mV/dec for  $\text{In}_{0.7}\text{Ga}_{0.3}\text{As}$ ).  $D_{\text{it}}$  measured by conductance method indicates lower interface trap density at  $\text{In}_{0.53}\text{Ga}_{0.47}\text{As}/\text{oxide}$  interface ( $1.1 \times 10^{12} \text{ eV}^{-1}\text{cm}^{-2}$  for  $\text{In}_{0.53}\text{Ga}_{0.47}\text{As}$  vs.  $3.2 \times 10^{12} \text{ eV}^{-1}\text{cm}^{-2}$  for  $\text{Al}_2\text{O}_3$ ). Capacitance-Voltage measurement at 77 K also correlates with the above results showing smaller frequency dispersion for  $\text{In}_{0.53}\text{Ga}_{0.47}\text{As}$  devices.

### **Chapter 3: Buried Channel InGaAs MOSFETs**

Although high effective channel mobility of  $1600\text{cm}^2/\text{Vs}$  was achieved by surface channel InGaAs MOSFETs, it is still far away from reaching its potential intrinsic mobility. The degradation is mainly due to scattering of interface traps at high-k oxide and III-V channel interface. Buried channel MOSFETs were designed to enhance the effective channel mobility by adding a thin barrier layer on top of channel. In this way, the problematic oxide/III-V interface is kept away from effective channel region. The degradation of interface trap scattering is largely reduced. Compared to surface channel device, buried channel structure improves mobility significantly [71][72]; Compared to HEMT structure, buried channel device exhibit the advantage of reduced gate leakage current by providing a high-k dielectric to the gate stack [73][74]. However, the tradeoff is that by adding the barrier layer, the gate to channel distance is increased, leading to a reduced gate control over the channel. This may potentially degrade the short channel device performance. In this chapter, device performances of buried channel InGaAs MOSFETs were investigated while surface channel InGaAs MOSFETs were used as control samples. InGaAs buried channel devices with various barrier layer materials and thicknesses have been fabricated and compared in term of drive current, transconductance and effective channel mobility. Improved on-state performance was achieved compare to surface channel devices by utilizing InP and InAlAs as barrier layer. Devices with 1nm InP barrier exhibit around 60% increase in drive currant and effective channel mobility. With thicker barrier layer, drive current and mobility were further enhanced. Devices with InP/InAlAs double barrier show highest drive current and effective channel mobility.

### 3.1. BURIED CHANNEL INGaAs MOSFETs WITH VARIOUS BARRIER LAYERS

The schematic cross section of an InGaAs buried channel MOSFET is shown in Figure 3.1. The layer structure was grown by MBE on 3-inch semi-insulating InP substrate, followed by 300nm  $\text{In}_{0.52}\text{Al}_{0.48}\text{As}$  buffer layer, 10nm quantum well  $\text{In}_{0.7}\text{Ga}_{0.3}\text{As}$  channel, a thin barrier layer (sample#1: 1nm InP, sample#2: 3nm InP, and sample#3: 1.5nm  $\text{In}_{0.52}\text{Al}_{0.48}\text{As}$ /2nm InP double barrier) and a 20nm N+ InGaAs cap layer. All the layers were designed to be undoped except for the top N+  $\text{In}_{0.53}\text{Ga}_{0.47}\text{As}$  layer. Several aspects need to be considered when select the barrier material and thickness: 1) the lattice mismatch between layers and MBE feasibility; 2) wet etch selectivity in fabrication process; 3) band alignment of barrier and channel; 4) interface quality of high-k and barrier layer; 5) interface quality of barrier and channel layer. InP was chosen as the top barrier layer because InP is lattice matched to the substrate. It also performed as an etch-stop layer and was used to improve the oxide interface quality (i.e. Dit of oxide/InP interface is lower than that of oxide/InAlAs interface). However, the conduction band offset of InP/InGaAs ( $\sim 0.25\text{eV}$ ) is not large enough to prevent electrons from spilling over at high gate electric field. InAlAs was added because of its wide bandgap. The conduction band offset for InAlAs/InGaAs is around 0.5eV, which can better confine carriers in the channel.

Buried channel MOSFETs were fabricated by first forming gate recess using citric acid based wet etch. For devices without barrier layer, InP layer was removed by diluted hydrochloric acid wet etch. Gate dielectric was grown directly on III-V surface by ALD after cleaning and surface passivation. TaN was deposited as gate electrode by sputtering. Source and drain ohmic contact was formed by e-beam evaporation of PdGe and rapid thermal anneal at 320 °C for 30s. Long-channel ring-typed devices ( $L_g=20\mu\text{m}$ ) were fabricated to enable mobility calculation.




Figure 3.1. Schematic view of  $\text{In}_{0.7}\text{Ga}_{0.3}\text{As}$  buried channel MOSFET with InP or InP/InAlAs barrier layer.

The drive current and extrinsic transconductance of devices without barrier layer, with 1nm InP, 3nm InP and InP/InAlAs double barrier are compared in Figure 3.2. Devices with barrier layer show higher drive current and transconductance than devices without barrier layer. For devices with 3nm InP barrier layer, the drive current goes down slightly at high gate voltage. This is due to electron spill over into the lower mobility barrier layer at high electrical field. Devices with InP/InAlAs double barrier exhibit the highest drive current and transconductance. Since the conduction band offset of  $\text{In}_{0.52}\text{Al}_{0.48}\text{As}/\text{In}_{0.7}\text{Ga}_{0.3}\text{As}$  is higher than  $\text{InP}/\text{In}_{0.7}\text{Ga}_{0.3}\text{As}$ , electrons can be better confined in InGaAs channel layer with the added InAlAs barrier layer. Figure 3.3 illustrates the extrinsic transconductance characteristics as a result of vertical scaling of gate dielectric.






Figure 3.2.  $I_d$ - $V_g$  and extrinsic  $G_m$ - $V_g$  at  $V_d=50\text{mV}$  for  $\text{In}_{0.7}\text{Ga}_{0.3}\text{As}$  MOSFETs with different barrier materials.




Figure 3.3. Extrinsic  $G_m$  for  $\text{In}_{0.7}\text{Ga}_{0.3}\text{As}$  MOSFETs with different barrier materials as a function of EOT at  $V_d=0.5\text{V}$ .

The gate leakage current for all the devices is less than  $6 \times 10^{-9} \text{A/cm}^2$  at  $V_g=1\text{V}$  for  $\text{Al}_2\text{O}_3$  at EOT of 4.4nm. The off-state current is similar for these devices, with  $I_{\text{off}}$  of around  $5 \times 10^{-6} \text{mA/mm}$  at  $V_g=-1\text{V}$  and  $V_{\text{ds}}=50\text{mV}$  (Figure 3.4). Subthreshold swing

characteristic of InGaAs MOSFETs with vertical scaling of the gate dielectric  $\text{Al}_2\text{O}_3$  is shown in Figure 3.4 inset. For  $\text{Al}_2\text{O}_3$  at  $\text{EOT}=4.4\text{nm}$ , the subthreshold swing of devices with 1nm InP or 3nm InP are around 110mV/dec. The InP/InAlAs double barrier devices show slightly smaller swing of 104mV/dec. This is believed to be due to the MBE growth dynamic which leads to a better interface quality of InAlAs/InGaAs than InP/InGaAs. Also, the 1nm thick InP layer may not be thick enough to act as wet etch stop layer. Devices without barrier layer show the smallest subthreshold swing of about 98mV/dec.

The output characteristics of buried channel InGaAs MOSFETs are compared to devices without barrier layer (see Figure 3.5). Drive current was measured at  $V_g - V_{th}=0$  to 2V with a step of 0.5V. With 1nm InP, the drive current (for  $L_g=20\mu\text{m}$ ) show an increase from 52mA/mm to 83mA/mm at  $V_g - V_{th}=2\text{V}$ . The maximum drive current at  $V_g - V_{th}=2\text{V}$  for double barrier InGaAs MOSFETs is  $\sim 123\text{mA/mm}$ . The maximum drive current was enhanced with increased barrier layer thickness. This is due to a larger distance between InGaAs channel and the gate dielectric interface and thus the channel carriers are less affected by the interface trap scattering. With higher mobility, devices with thicker barrier layer show higher drive current. Source resistance of devices without barrier layer is larger than that of devices with barrier layer. This is because devices without barrier still possess InP layer at source and drain region. The wet etching process may under-cut at InP layer. Due to the current crowding effect near the gate region, the source and drain resistance is dominated by the corner effect. One trade-off of adding a barrier layer is that source and drain resistance will be increased. This will degrade the on-state performance, especially for sub-micron gate length devices.




Figure 3.4.  $\text{Log}(I_d)\text{-}V_g$  for  $\text{In}_{0.7}\text{Ga}_{0.3}\text{As}$  buried channel MOSFETs with 1nm InP, 3nm InP and InP/InAlAs double barrier layer. Subthreshold swing characteristic of vertical scaling of gate dielectric was inserted.




Figure 3.5. Output characteristics of  $\text{In}_{0.7}\text{Ga}_{0.3}\text{As}$  channel MOSFETs with  $\text{Al}_2\text{O}_3$  gate dielectric.




Figure 3.6. Effective channel mobility measured using split CV method for  $\text{In}_{0.7}\text{Ga}_{0.3}\text{As}$  channel MOSFETs




Figure 3.7. CV measurements of InGaAs channel MOSFETs



Effective channel mobility of InGaAs MOSFETs with different barrier layers was measured using split CV method (see Figure 3.6). The extracted channel mobility is consistent with  $I_d$  and  $G_m$  performance. The highest effective channel mobility around  $5700\text{cm}^2/\text{Vs}$  was achieved by InP/InAlAs double barrier devices at inversion charge density of  $0.5 \times 10^{12}/\text{cm}^2$ . Compared to devices without barrier, by adding 1nm InP barrier layer, the peak mobility and high electrical field mobility (at inversion charge density of  $4 \times 10^{12}/\text{cm}^2$ ) is increased by 65% and 51% respectively. The results show that the effective channel mobility is sensitive to the interface/carrier distance. Figure 3.7 illustrates the multi-CV characteristics measured from long channel devices ( $L_g=20\mu\text{m}$ ) at 1 MHz, 100 kHz, 10 kHz and 1 kHz. Interface trap density ( $D_{it}$ ) was extracted using conductance method.  $D_{it}$  of  $\text{Al}_2\text{O}_3/\text{InP}$  and  $\text{Al}_2\text{O}_3/\text{InGaAs}$  are comparable and of around  $1 \times 10^{12} \text{eV}^{-1}\text{cm}^{-2}$ . CV and  $D_{it}$  characteristics indicate that oxide interface quality of these devices is similar.

The above results show that by applying 1nm InP barrier layer, the drive current, extrinsic transconductance and effective channel mobility were all improved, compared to devices without barrier layer. For thicker barrier, the drive current, transconductance and mobility were further improved by keeping channel further away from oxide/III-V interface. For devices with 3.5nm InP/InAlAs double barrier, CET is increased by  $\sim 1\text{nm}$  while the drive current and effective channel mobility are significantly improved.

## 2.2.SCALING BEHAVIOR OF InGaAs MOSFETs

While the buried channel MOSFETs structure improved the on-state performance significantly, the tradeoff is that by adding the barrier layer, the gate to channel distance is increased, leading to a reduced gate control over channel. This may potentially degrade the short channel device performance. In this section, the scaling behavior of buried channel InGaAs MOSFETs down to sub-50nm regime has been discussed and compared to surface channel InGaAs MOSFETs.

The cross-sectional schematic view of short channel  $\text{In}_{0.7}\text{Ga}_{0.3}\text{As}$  buried-channel MOSFETs is shown in Figure 3.8 (a). Figure 3.8 (b) and (c) show the SEM image of top view (for  $L_g=40\text{nm}$  device) and cross-sectional view (for  $L_g=100\text{nm}$  device) of the  $\text{In}_{0.7}\text{Ga}_{0.3}\text{As}$  MOSFET gate region, respectively. The layer structure was the same as in Figure 3.1. The key fabrication steps of short-channel buried-channel MOSFETs were the same as long channel devices. The entire lithography steps were done by e-beam lithography. After mesa etching, the gate was patterned by diluted photoresist ZEP520 to enable small size of 40nm. The gate recess was then done using citric acid based wet etch, which was optimized in order to minimize non-uniformity and line edge roughness. For devices without barrier, the 1nm InP barrier layer was removed by a quick dip in diluted HCl. A 6nm  $\text{Al}_2\text{O}_3$  (i.e. EOT of 2.5nm) was deposited as gate dielectrics after surface cleaning and passivation. TaN was sputtered as gate metal. Metal gate area was then defined by e-beam lithography and  $\text{CF}_4$  RIE using  $\text{Al}_2\text{O}_3$  as the hard mask. Sources and drain metal was deposited using lift-off process with Pd/Ge/Ti/Pd stack. Source/Drain to gate distance is 1 $\mu\text{m}$ . All the alignment for e-beam process was done by applying Pd (around 1500nm) as marks at the first step. MOSFETs with active gate length from 40nm to 1 $\mu\text{m}$  were fabricated. Note that these are actual gate length values measured by SEM.




Figure 3.8. (a) Cross-sectional schematic view of  $\text{Al}_2\text{O}_3/\text{In}_{0.7}\text{Ga}_{0.3}\text{As}$  MOSFET with barrier layer of InP or InAlAs. (b) SEM image showing the top view of 40nm gate length  $\text{In}_{0.7}\text{Ga}_{0.3}\text{As}$  MOSFET. (c) SEM image of the cross-sectional view of the 100nm gate length  $\text{In}_{0.7}\text{Ga}_{0.3}\text{As}$  MOSFET.

The drive current and extrinsic transconductance of short-channel  $\text{In}_{0.7}\text{Ga}_{0.3}\text{As}$  MOSFETs ( $L_g=40\text{nm}$ ) without barrier layer, with InP barrier and InP/InAlAs double barrier were compared in Figure 3.9. Devices with barrier layer show more than 2X higher drive current than devices without barrier layer resulting from improved channel mobility (see Figure 3.6). The devices with InP/InAlAs double barrier show the highest mobility ( $\sim 2500\text{cm}^2/\text{Vs}$  at inversion charge density of  $3 \times 10^{12}/\text{cm}^2$ ) in comparison to the devices with 1nm InP barrier ( $\sim 1800\text{cm}^2/\text{Vs}$ ) and those without barrier layer ( $\sim 1230\text{cm}^2/\text{Vs}$ ).  $\text{In}_{0.7}\text{Ga}_{0.3}\text{As}$  MOSFETs with InP/InAlAs double barrier exhibit the highest drive current and extrinsic transconductance.

Figure 3.10 illustrates the subthreshold characteristics of short-channel InGaAs MOSFETs. For 40nm gate length, devices without barrier layer exhibit smaller SS (103mV/dec) than devices with 1nm InP and devices with InP/InAlAs double barrier due to lower CET. The subthreshold swing is slightly better for devices with double barrier

(130mV/dec) than devices with single InP barrier (140mV/dec). The higher off-state current for devices with thicker barrier might be due to the reduced gate control over channel. The interface quality of the long-channel devices is believed to be the same as that of the short-channel devices because both undergo the exact same process flow.

The output characteristics of the 40nm gate length  $\text{In}_{0.7}\text{Ga}_{0.3}\text{As}$  MOSFETs are illustrated in Figure 3.11. MOSFETs with 1nm InP barrier exhibits the highest drive current of 690mA/mm at  $V_g - V_{th} = 1.4\text{V}$ . The maximum drive current of devices with double barrier is lower than devices with InP single barrier. This is believed to be due to the larger S/D resistance for the double-barrier MOSFETs. The thicker barrier layer and the increased barrier heights contribute to the increase in S/D resistance.




Figure 3.9. Transfer characteristics of  $\text{In}_{0.7}\text{Ga}_{0.3}\text{As}$  MOSFETs without barrier layer, with 1nm InP barrier layer and with InP/InAlAs barrier layer.






Figure 3.10. Subthreshold characteristics of  $\text{In}_{0.7}\text{Ga}_{0.3}\text{As}$  MOSFETs without barrier layer, with 1nm InP barrier layer and with InP/InAlAs barrier layer.




Figure 3.11.  $I_{\text{DS}}\text{-}V_{\text{DS}}$  output characteristics of 40nm gate length  $\text{In}_{0.7}\text{Ga}_{0.3}\text{As}$  MOSFET (a) without barrier layer, (b) with 1nm InP barrier layer, (c) with InP/InAlAs barrier layer.

Figure 3.12 shows the extrinsic transconductance of  $\text{In}_{0.7}\text{Ga}_{0.3}\text{As}$  MOSFETs with and without barrier layer as a function of gate length. At  $V_{\text{ds}}=1\text{V}$ , devices with barrier layer exhibit almost two times higher extrinsic transconductance than devices without

barrier layer. MOSFETs with InP/InAlAs double barrier exhibit transconductance of 570mS/mm at  $V_{ds}=1V$  for  $L_g=40nm$ . Transconductance are comparable for 1nm InP barrier and InP/InAlAs double barrier. At  $V_{ds}=0.5V$ , devices with double barrier show slightly higher transconductance than devices with 1nm InP barrier layer. The source resistances extracted from the gate length dependence show around 1500 ohm- $\mu m$  for devices with barrier layer (InP single and double barrier), and around 3000 ohm- $\mu m$  for devices without barrier layer. The higher source resistance of devices without barrier is due to the undercut of InP layer at source and drain region. For 40nm devices, it is difficult to accurately extract the channel resistance because it is much smaller than the source resistance. The higher on-resistance of surface channel devices results from its lower channel mobility and higher source resistance. Improving the S/D contact process and reduced S/D resistance can further improve the drive current and extrinsic transconductance.

The SS and DIBL vs. gate length were plotted in Figure 3.13 and Figure 3.14, respectively. The DIBL for the device ( $L_g=40nm$ ) with double barrier and without barrier layer are 175mV/V and 131mV/V. The smaller DIBL is believed to be due to the smaller gate-to-channel distance. Devices with double barrier exhibit lower DIBL than devices with single InP barrier. This might result from a better interface at InAlAs/InGaAs than InP/InGaAs. Better gate control can be achieved by shrinking oxide thickness or using higher k value dielectric material to compensate for the short channel effect.




Figure 3.12. Extrinsic transconductance of  $\text{In}_{0.7}\text{Ga}_{0.3}\text{As}$  MOSFETs as a function of gate length at  $V_{ds}=1\text{V}$  and  $0.5\text{V}$ .




Figure 3.13. SS versus gate length of  $\text{In}_{0.7}\text{Ga}_{0.3}\text{As}$  MOSFETs




Figure 3.14. DIBL versus gate length of  $\text{In}_{0.7}\text{Ga}_{0.3}\text{As}$  MOSFETs

Tabel 3.1. Summary of InGaAs MOSFETs

Device structure*	$I_{ON}$ (mA/mm) @ $V_{GS}=1V$ , $V_{DS}=1V$	$G_m$ (mS/mm) @ $V_{DS}=1V$	$\mu_{eff}$ (cm <sup>2</sup> /vs) @ $3 \times 10^{12}/cm^2$	SS (mV/dec) @ $V_{DS}=0.05V$	DIBL (mV/V) @ $I_D=1mA$
w/o	185	326	1230	103	131
1nm InP	500	558	1800	140	274
InP/InAlAs	498	570	2500	130	173

\* $L_g=40nm$ ,  $W=100\mu m$

Table 3.1 summarized the device performance of InGaAs channel MOSFETs. Good scaling behavior has been observed for III-V MOSFETs. In<sub>0.7</sub>Ga<sub>0.3</sub>As channel devices with barrier layer exhibit much higher drive current and transconductance (for  $L_g=40nm$  InP/InAlAs double barrier device,  $G_m=570mS/mm$  at  $V_{ds}=1V$ ) than devices without barrier layer (for  $L_g=40nm$ ,  $G_m=330mS/mm$  at  $V_{ds}=1V$ ). Subthreshold swing and DIBL are lower for devices without barrier layer (for  $L_g=40nm$  device,  $SS=103mV/dec$ ,  $DIBL=131mV/V$ ). The buried channel devices have better on-state but worse off-state properties than surface channel devices. By utilizing III-V high-k, the gate stack can be tailored to achieve the optimum performance for different application.

### 2.3.DEPENDENCE OF CHANNEL THICKNESS

As the transistor scaled down laterally to reduce the area as well as improve device performance, the vertical dimension needs to be scaled at the same time. One way to scale the device vertically is by shrinking the EOT of gate dielectric. With a smaller EOT, gate have better control over channel thus short channel effect is reduced. The concomitant of shrinking EOT is the increase of gate leakage current. Another way is to reduce the channel thickness. In this section, impact of channel thickness dependence of

nano-scaled  $\text{In}_{0.7}\text{Ga}_{0.3}\text{As}$  QWFETs with high- $\kappa$  gate dielectrics was investigated.  $\text{In}_{0.7}\text{Ga}_{0.3}\text{As}$  QWFETs with 5 nm and 10 nm thick channel layer have been fabricated and analyzed. The 5 nm  $\text{In}_{0.7}\text{Ga}_{0.3}\text{As}$  channel ( $L_g = 40$  nm) devices exhibit a reduced SS of around 100 mV/dec and DIBL of 128 mV/V compared to 10 nm  $\text{In}_{0.7}\text{Ga}_{0.3}\text{As}$  channel devices (SS  $\sim 140$  mV/dec, DIBL  $\sim 275$  mV/V). However, the drawback for thinner channel devices is that the effective channel mobility also decreases. At inversion charge density of  $3 \times 10^{12}/\text{cm}^2$ , 10 nm  $\text{In}_{0.7}\text{Ga}_{0.3}\text{As}$  channel devices exhibit mobility of 1860  $\text{cm}^2/\text{Vs}$  vs. mobility of 1460  $\text{cm}^2/\text{Vs}$  for 5 nm  $\text{In}_{0.7}\text{Ga}_{0.3}\text{As}$  channel devices. Device performances figures of merit including drive current, transconductance, subthreshold swing and effective channel mobility have been compared.

The layer structure is the same as in the previous section with 1nm InP barrier layer. Two channel thicknesses were examined (i.e. 5nm and 10nm for sample #1 and #2, respectively). 6 nm  $\text{Al}_2\text{O}_3$  (i.e. equivalent oxide thickness, EOT of 2.5 nm) was deposited as gate dielectric. Figure 3.15 illustrates the  $I_d$ - $V_g$  characteristics of the InGaAs MOSFETs at  $V_{ds}=0.05\text{V}$  and  $0.5\text{V}$ . The on/off current ratios for 5 nm and 10 nm thick channel InGaAs MOSFETs are around  $3 \times 10^3$  and  $4 \times 10^2$  respectively. On/off current ratio is defined here as  $I_{on}$  at  $V_g = V_{th} + 2/3 V_d$  and  $I_{off}$  at  $V_g = V_{th} - 1/3 V_d$ ,  $V_d = 0.5\text{V}$  [75]. As the channel layer thickness decreases from 10 nm to 5 nm, the threshold voltage  $V_{th}$  increases (i.e. from -0.26 V to -0.1 V).  $V_{th}$  increase for thinner channel may due to a stronger quantum confinement in thinner channel where the ground state energy level is higher.  $V_{th}$  roll-offs for the 5nm and 10nm thick-channel devices are 30mV and 80mV, respectively. The gate leakage current for both devices is around  $1 \times 10^{-5}$  mA/mm. The linear plot of drive current and transconductance characteristics of InGaAs MOSFETs at  $V_{ds}=0.5\text{V}$  are illustrated in Figure 3.16.




Figure 3.15. Subthreshold and gate current characteristics of  $\text{In}_{0.7}\text{Ga}_{0.3}\text{As}$  QWFETs with 5nm and 10nm channel measured at  $V_{ds}=0.05\text{V}$  and  $0.5\text{V}$ .




Figure 3.16.  $I_d$  and transconductance characteristics of  $\text{In}_{0.7}\text{Ga}_{0.3}\text{As}$  QWFETs with 5nm and 10nm channel measured at  $V_{ds}=0.5\text{V}$ .




Figure 3.17. Subthreshold vs. gate length characteristics of  $\text{In}_{0.7}\text{Ga}_{0.3}\text{As}$  QWFETs at  $V_{ds}=0.05V$  and  $0.5V$




Figure 3.18. DIBL vs. gate length of  $\text{In}_{0.7}\text{Ga}_{0.3}\text{As}$  QWFETs






Figure 3.19. Effective channel mobility measured using split-CV method for 5nm and 10nm channel  $\text{In}_{0.7}\text{Ga}_{0.3}\text{As}$  QWFETs.




Figure 3.20.  $I_d$ - $V_d$  output characteristics of  $\text{In}_{0.7}\text{Ga}_{0.3}\text{As}$  QWFET with 5nm and 10nm thick channel.

Improved subthreshold swing can be observed for thinner channel devices (Figure 3.15). As the device channel thickness is reduced from 10 nm to 5 nm, subthreshold swing improves from 140 mV/dec to 100 mV/dec. One possible explanation is that for depletion mode MOSFETs, the effective distance between the conductive channel and the gate electrode decreases for thinner channel device due to a reduced depletion region. Subthreshold swing vs. gate length is plotted in Fig. 3.17. The subthreshold swing of the 5nm InGaAs MOSFET remain relatively unchanged as the gate length reduces from 400 nm ( $SS \sim 98 \text{ mV/dec}$ ) to 40 nm ( $SS \sim 100 \text{ mV/dec}$ ), while the subthreshold characteristics for the 10nm channel devices start to degrade when gate length drops below 200 nm. Reduced subthreshold swing roll-up for thinner channel devices is due to improved SCE control. Interface trap density of around  $1.5 \times 10^{12} / \text{eV/cm}^2$  was extracted using conductance method for  $\text{Al}_2\text{O}_3/\text{InP}$  interface at room temperature.

Figure 3.18 illustrates DIBL vs. gate length as a function of channel thickness. DIBL is measured at  $I_{ds} = 1 \text{ mA/mm}$  and  $V_{ds}$  at 0.05V and 0.5V. The results show that thinner channel devices exhibit improved DIBL characteristics and reduced SCE. This is because for thinner channel devices, the depletion region thickness is reduced; and the gate electrode is better coupled to the conductive channel.

Effective channel mobility (Figure 3.19) is extracted using split-CV measurement on long-channel devices. The measured peak mobility are  $\sim 1520 \text{ cm}^2/\text{Vs}$  and  $\sim 2500 \text{ cm}^2/\text{Vs}$  for 5nm and 10 nm thick channel  $\text{In}_{0.7}\text{Ga}_{0.3}\text{As}$  MOSFETs, respectively. The mobility of 5nm and 10nm thick channel devices become similar at high inversion charge density. One possible mechanism for the reduced mobility for thinner channel is an increased phonon scattering due to stronger carrier confinement. Further studies on mobility degradation is needed. At low carrier concentration, carrier distribution is closer to the gate oxide for thinner channel devices leading to increased interface scattering. At

higher carrier concentration, carrier distribution for 5 nm channel and 10 nm channel devices converges.

The current drive capability of 5nm and 10nm channel MOSFETs is shown in Figure 3.20. The external resistance was extracted using gate length dependence measurement. The source resistance for devices with 10nm and 5nm channel are around 1.1 ohm-mm and 1.5 ohm-mm, respectively. High source resistance may be due to the InP barrier layer at source and drain region and the large source/drain to gate distance. Contact fabrication process needs to be further optimized in order to improve the current drive characteristics of our devices.

From the above analysis, thinner channel (5 nm)  $\text{In}_{0.7}\text{Ga}_{0.3}\text{As}$  devices exhibit better subthreshold swing and improved short channel effect control. The drawbacks for thin channel devices are reduced effective channel mobility and current drive. The thinner channel QWFETs exhibit potential to scaling to smaller dimension.

## **2.4. INAS INSERTED INGAAS CHANNEL**

InAs has been considered a potential channel material to provide better performance with an electron mobility as high as  $20,000\text{cm}^2/\text{Vs}$  at room temperature. However, the main challenge is, as in most cases of III-V devices, finding a high-quality dielectric and semiconductor interface. It has been reported that the interface states invert the p-InAs surface to n type [76] and InAs/oxide device can hardly be cut off because of the band-to-band tunneling current [77]. Buried channel MOSFETs is one solution to this problem where a barrier layer is added on the top of channel layer. InAs HEMTs have recently been reported to achieve excellent device performance [74]. However, for III-V

based field effect transistors applicable in ULSI CMOS circuits, high-k dielectrics are needed in the gate stack to overcome the gate leakage problem. Thus here InAs buried channel MOSFETs with ALD gate dielectrics were fabricated and investigated. Two different InAs MOSFET structures were studied with InAs inserted on the top of the channel (InAs/InGaAs channel) and InAs inserted in the middle of the channel (InGaAs/InAs/InGaAs channel). The device structure of InAs inserted on the top of the channel is designed to reduced gate to channel distance and thus improve gate control over channel. The comparison of InAs MOSFETs and pure  $\text{In}_{0.7}\text{Ga}_{0.3}\text{As}$  channel buried channel devices was also studied. Both InAs MOSFETs show good off-state and saturation properties. Devices with InAs on top exhibit lower drive current and effective channel mobility than pure InGaAs channel devices. However, by moving InAs layer into the middle of InGaAs channel and increasing the barrier layer thickness, the effective channel mobility was increased by two times. The channel mobility is not only sensitive to high-k/III-V interface but also InAs/InAlAs interface.




Figure 3.21. Cross-sectional schematic view of InGaAs and InAs inserted buried channel MOSFETs with ALD gate dielectric.

The layer structure of InAs and InGaAs MOSFETs are shown in Figure 3.21. All the samples were grown by MBE on 3-inch semi-insulating InP substrate followed by 300nm  $\text{In}_{0.52}\text{Al}_{0.48}\text{As}$  buffer layer, 10nm quantum well channel (pure  $\text{In}_{0.7}\text{Ga}_{0.3}\text{As}$  channel for sample #1, 5nm  $\text{In}_{0.7}\text{Ga}_{0.3}\text{As}$ /5nm InAs channel for sample #2, 4nm  $\text{In}_{0.7}\text{Ga}_{0.3}\text{As}$ /3nm InAs/3nm  $\text{In}_{0.7}\text{Ga}_{0.3}\text{As}$  for sample #3), InAlAs/InP double barrier and a 20nm n+ InGaAs cap layer. Fabrication process can be found in previous section 3.1.

The drive current and extrinsic transconductance of InAs/InGaAs channel, InGaAs/InAs/InGaAs channel and pure InGaAs channel MOSFETs were compared in Figure 3.22. The gate leakage current for all the devices is less than  $8 \times 10^{-5} \text{A/cm}^2$  at  $V_g=1\text{V}$ . InAs in the middle InGaAs/InAs/InGaAs buried channel devices exhibit the highest drive current and extrinsic transconductance. Compare to pure InGaAs channel, InGaAs/InAs/InGaAs channel devices show 21% increase in drive current and 8% increase in maximum transconductance. By moving InAs layer to the top of the channel, as the interface with the top barrier is different, InAs InAs/InGaAs channel MOSFETs actually show smaller drive current and transconductance. This is possibly due to crystalline defect at InAlAs/InAs interface.

Figure 3.23 shows the  $\log(I_d)$ - $V_g$  characteristics of InAs and InGaAs buried channel devices with 8nm  $\text{Al}_2\text{O}_3$  (effective oxide thickness (EOT) around 4.4nm). Devices with InAs inserted in the middle (i.e. InGaAs/InAs/InGaAs structure) exhibit good off-state property with on-off current ratio around  $1.2 \times 10^4$ , which is similar as the pure InGaAs channel MOSFETs. InAs on the top InAs/InGaAs channel devices show one order lower on-off current ratio but the MOSFETs can still be well cut off. The

subthreshold swing of pure InGaAs channel devices is 99mV/dec at  $V_{ds}=50\text{mV}$ . The InGaAs/InAs/InGaAs channel devices show slightly higher subthreshold swing of 107mV/dec. Although the InGaAs/InAs/InGaAs channel devices has thicker barrier, its swing is better than InAs/InGaAs channel devices. This may due to higher interface trap density at InAlAs/InAs interface than InGaAs/InAs.

The output characteristic of pure InGaAs, InAs/InGaAs and InGaAs/InAs/InGaAs channel MOSFET was compared in Figure 3.24 at  $V_g-V_{th}$  from 0 V to 2 V with a step of 0.5 V. Good saturation was achieved for InAs MOSFETs. The maximum drive current density at  $V_g-V_{th}=2\text{V}$  for InGaAs/InAs/InGaAs channel devices ( $L_g=20\mu\text{m}$ ) is 131mA/mm, which is slightly higher than pure InGaAs channel devices (126mA/mm). The improvement of drive current at high gate voltage is not as significant as at low gate voltage. This may be due to the fact that at high electric field electrons spill over into InGaAs layer or the lower-mobility barrier layer.




Figure 3.22.  $I_d$ - $V_g$  and extrinsic transconductance  $G_m$ - $V_g$  curves at  $V_d=50\text{mV}$  for InGaAs, InAs/InGaAs and InGaAs/InAs/InGaAs channel MOSFETs.




Figure 3.23.  $I_d$ - $V_g$  subthreshold characteristics of InGaAs, InAs/InGaAs and InGaAs/InAs/InGaAs channel MOSFETs




Figure 3.24. Output characteristics of pure InGaAs, InAs/InGaAs and InGaAs/InAs/InGaAs buried channel MOSFETs with gate length 20 $\mu$ m.

In order to reduce EOT, higher-k material  $\text{HfO}_2$  has also been applied on InGaAs/InAs/InGaAs MOSFETs. The transfer characteristics of InGaAs/InAs/InGaAs MOSFETs with  $\text{HfO}_2$  of EOT=1nm was shown in Figure 3.25. Compare to  $\text{Al}_2\text{O}_3$ ,

although the EOT of  $\text{HfO}_2$  is lower, devices with  $\text{HfO}_2$  actually show higher SS and lower  $G_m$ . This is mainly due to the fact that  $\text{HfO}_2/\text{InGaAs}$  interface generates more interface traps than  $\text{Al}_2\text{O}_3/\text{InGaAs}$ .

The effective channel mobility of InAs/InGaAs channel, InGaAs/InAs/InGaAs channel and pure InGaAs channel buried channel MOSFETs have been measured using split-CV method and compared in Figure 3.26. The extracted channel mobility is consistent with  $I_d$  and  $G_m$  performance. The highest mobility of  $6146\text{cm}^2/\text{Vs}$  has been achieved by InAs inserted in the middle of the channel layer of MOSFETs (at inversion charge density of  $0.5 \times 10^{12}/\text{cm}^2$ ), which is  $\sim 115\%$  peak mobility enhancement compared to “InAs on top” InAs/InGaAs channel devices. For pure InGaAs channel MOSFETs, the peak mobility is  $5710\text{cm}^2/\text{Vs}$  (at inversion charge density of  $0.5 \times 10^{12}/\text{cm}^2$ ). For the high field effective channel mobility (at inversion charge density of  $3 \times 10^{12}/\text{cm}^2$ ), InAs inserted in the middle InGaAs/InAs/InGaAs channel devices show 37% increase over pure InGaAs channel devices. The effective channel mobility of InGaAs/InAs/InGaAs channel devices is  $3370\text{cm}^2/\text{Vs}$  at inversion charge density of  $3 \times 10^{12}/\text{cm}^2$ . The results show that the effective channel mobility is sensitive to the location of InAs inserted layer. Split-CV measurement is illustrated in Figure 3.27. Temperature dependence has been studied on InGaAs/InAs/InGaAs MOSFETs. Transfer characteristics on temperature range from 77k to room temperature (RT) were plotted in Figure 3.28. Peak effective channel mobility increased from  $6000\text{cm}^2/\text{Vs}$  at RT to  $8000\text{cm}^2/\text{Vs}$  at 77k (see Figure 3.29).






Figure 3.25. Transfer characteristics of InGaAs/InAl/InGaAs MOSFETs with HfO<sub>2</sub> and comparison of HfO<sub>2</sub> and Al<sub>2</sub>O<sub>3</sub> on SS, Id and Gm vs. EOT.




Figure 3.26. Effective channel mobility versus inversion charge density for InGaAs, InAs/InGaAs and InGaAs/InAs/InGaAs channel MOSFETs measured using split CV method.




Figure 3.27. Multi-CV measurement on InGaAs channel and InAs/InGaAs channel MOSFETs with frequency range 1MHz to 1kHz.




Figure 3.28. Low temperature measurement on transfer characteristics of InGaAs/InAs/InGaAs MOSFETs from 77k to RT




Figure 3.29. Low temperature measurement on effective channel mobility of InGaAs/InAs/InGaAs MOSFETs from 77k to RT.

The effects of inserting InAs layer into InGaAs channel MOSFETs have been investigated above. Good off-state property and saturation characteristics have been achieved by InAs buried channel MOSFETs. The on-off current ratio is around  $1.2 \times 10^4$ . The results also show that the location of InAs inserted layer plays an important role on device characteristics. Devices with InAs layer inserted in the middle of InGaAs channel exhibit improved drive current, transconductance and effective channel mobility. The peak channel mobility of 6146cm<sup>2</sup>/Vs was achieved by InGaAs/InAs/InGaAs channel MOSFETs with ALD Al<sub>2</sub>O<sub>3</sub> gate dielectrics.

## Chapter 4: 3D InGaAs Gate-Wrap-Around FETs

Non-planar gate-wrap-around structures have been investigated and applied to III-V MOSFETs to enable further scaling for low power logic applications [5][78-81]. The gate-wrap-around device architecture is expected to provide the ultimate gate control over the channel, leading to a significantly improved off-state performance. However, InGaAs GWFETs reported so far did not show benefits compared to the tri-gate or planar devices in terms of on/off current ratio, SS and DIBL, largely due to high leakage current and poor high-k/III-V interface quality. In this section, 3D GWFETs with  $\text{In}_{0.53}\text{Ga}_{0.47}\text{As}$  channel and atomic-layer-deposited (ALD) high-k dielectrics and metal gate that outperform tri-gate and planar devices will be presented. The high performance of 3D  $\text{In}_{0.53}\text{Ga}_{0.47}\text{As}$  GWFETs achieved in this work attribute to: 1) a novel device layout design with no undercut when removing the underlying InP layer. This results in more robust fin structures and a higher yield; 2) the optimized fin etching process by applying digital wet etch to achieve smooth sidewalls of the  $\text{In}_{0.53}\text{Ga}_{0.47}\text{As}$  channels; 3) the high-quality  $\text{Al}_2\text{O}_3/\text{TiN}$  gate stack by novel plasma enhanced ALD process. Significant improvement on electrostatic control with DIBL 20mV/V and SS 80mV/dec was observed from InGaAs GWFETs with  $W_{\text{fin}}=40\text{nm}$  and  $L_g=140\text{nm}$ . Details on structure design, fabrication process development and device performance will be discussed.

### 4.1 INGAAS GWFETs DEVICE STRUCTURE DESIGN

Figure 4.1(a) illustrates the device structure of 3D  $\text{In}_{0.53}\text{Ga}_{0.47}\text{As}$  GWFET with the channel wrapped around by ALD  $\text{Al}_2\text{O}_3/\text{TiN}$  gate. Figure 4.1(b) shows the top view of fin structure without the gate stack. The layer structure, grown by MBE on the semi-insulating InP substrate, consists of 500 nm InP buffer layer, 50 nm  $\text{In}_{0.53}\text{Ga}_{0.47}\text{As}$

channel layer, 1 nm InP barrier layer and 20 nm  $\text{In}_{0.53}\text{Ga}_{0.47}\text{As}$  cap layer. All these layers were designed to be undoped, except for the top  $\text{In}_{0.53}\text{Ga}_{0.47}\text{As}$  layer which is a heavily N-doped ( $\text{Si } 3 \times 10^{19} \text{cm}^{-3}$ ) layer intended for device source/drain (S/D). InP was chosen as the buffer layer to enable selective wet etch between  $\text{In}_{0.53}\text{Ga}_{0.47}\text{As}$  and InP for releasing the  $\text{In}_{0.53}\text{Ga}_{0.47}\text{As}$  fin structure. The addition of 1nm InP barrier layer performs as a wet etch stop layer at gate recess and it also separates the high-k dielectric/III-V interface from  $\text{In}_{0.53}\text{Ga}_{0.47}\text{As}$  channel, therefore, the effective channel mobility is improved due to reduced carrier scattering. Figure 4.2 shows the layout of InGaAs GWAFETs. The reason to design fins in 45 degree aligned to S/D is to enable better control of fin releasing process. More details can be found in fabrication section.




Figure 4.1 (a) Schematic structure of 3D  $\text{In}_{0.53}\text{Ga}_{0.47}\text{As}$  GWAFETs with ALD  $\text{Al}_2\text{O}_3/\text{TiN}$  gate wrapped around. (b) Schematic top view of fin pattern after gate recess and fin construction.




Figure 4.2 Layout of 3D InGaAs GWFETs.

#### 4.2 INGAAS GWFETs FABRICATION PROCESS

The key fabrication steps are illustrated in figure 4.3. III-V substrate was first cleaned and protected by an ALD  $\text{Al}_2\text{O}_3$  cap layer, followed by mesa isolation etching. Gate recess was done by using citric acid based wet etch to remove the  $n^+$  layer. Citric acid solution consists of citric acid:  $\text{H}_2\text{O}$ :  $\text{H}_2\text{O}_2$  = 60g: 60ml: 10ml. 30s dip was used to remove the 20 nm top  $n^+$  layer at gate region. Fins were then patterned by e-beam lithography using diluted ZEP520A. Fin dry etching was done by  $\text{CH}_4/\text{H}_2$  inductively coupled plasma (ICP) using  $\text{SiO}_2$  as hard mask. The fin patterning using  $\text{SiO}_2$  as hard mask is presented in Figure 4.4. Fin dry etch is one of the key process of nanowire channel construction. Here the dry etch was done in cycles to reduce surface roughness and to better control etching rate. The dry etch is carried out by ICP etching with  $\text{CH}_2$  2sccm  $\text{H}_2$  9sccm at pressure 12mTorr. RF Power of 100W and ICP Power of 100W were applied. Each cycle of etching last 5min. 6 cycles were used to reach InP buffer layer. After dry etch,  $\text{O}_2$  plasma descum was applied using ICP  $\text{O}_2$  20sccm at pressure 20mTorr, RF Power 15W, ICP Power 1000W for 60s. A digital wet etch of  $\text{In}_{0.53}\text{Ga}_{0.47}\text{As}$  was carried out by soaking samples in  $\text{H}_2\text{O}_2$  and  $\text{H}_2\text{SO}_4$  separately for a certain time to enable

fully chemical reaction [83]. Three cycles was used and  $\sim 5\text{nm}$   $\text{In}_{0.53}\text{Ga}_{0.47}\text{As}$  was removed on each side. This step is believed to reduce the surface roughness significantly after dry etch. InP buffer layer underneath channel was then removed by diluted HCl solution  $\text{HCl}:\text{H}_2\text{O}=1:1$ . InP etching is highly anisotropic. It etches very fast along  $[010]$  direction but stops along  $[110]$  direction. Fins are patterned in such a way that InP buffer underneath fins was etched in a fast rate without creating a large undercut in S/D area. If pattern the fins along  $[110]$  direction, InP underneath can hardly be removed. However, if pattern the fins along  $[010]$  direction, both InP underneath the fins and InP under source and drain region would be etched away quickly. This would leave a large undercut at source and drain. Thus here fins were designed to be 45 degree aligned with source and drain edge (see Figure 4.5). By using this approach, leakage current is dramatically reduced, fins are more robust and the device yield is improved. Figure 4.6 shows the InGaAs GWAFET channel structure released from the InP substrate with limited source and drain undercut. After fin construction,  $\text{SiO}_2$  hard mask was removed by buffered oxide etch (BOE) and the sample was dipped in  $(\text{NH}_4)_2\text{S}$  for surface passivation. 7nm ALD  $\text{Al}_2\text{O}_3$  with equivalent oxide thickness of 3.6nm was deposited, followed by 60 nm plasma enhanced ALD TiN in the same chamber to wrap around the channel. TaN was then reactively sputtered on top to reduce the gate resistance. Gate was then defined by  $\text{CF}_4$  RIE using Ni as the hard mask. The gate oxide at the source/drain was removed by BOE dip. Finally, S/D ohmic contact was formed by e-beam evaporation of Pd/Ge/Ti/Pd 200A/400A/100A/400A stack and rapid thermal annealing at  $320^\circ\text{C}$  for 90s. S/D metal to gate distance is  $1\text{ }\mu\text{m}$ . Devices with  $W_{\text{fin}}$  from 40 nm to 200 nm, the gate length of 140 nm and 280 nm, and various numbers of parallel channels were fabricated (see Figure 4.1 for  $L_g$ ,  $W_{\text{fin}}$ ,  $H_{\text{fin}}$  definition). Note that  $L_g$  and  $W_{\text{fin}}$  were measured by SEM inspection.




Figure 4.3 Key fabrication process steps of InGaAs GWALETs.




Figure 4.4 Test of fin patterning use  $\text{SiO}_2$  as hard mask. This demonstrates the feasibility of using e-beam and  $\text{SiO}_2$  hard mask to pattern fins across a large area.






Figure 4.5 Improved  $\text{In}_{0.53}\text{Ga}_{0.47}\text{As}$  GWAFETs device layout design to enable fast etching under the fin and limit undercut in source and drain region.




Figure 4.6 SEM image of  $\text{In}_{0.53}\text{Ga}_{0.47}\text{As}$  channels released from InP substrate with limited InP undercut.




Figure 4.7 SEM of InGaAs GWFETs with fins wrapped around by ALD of Al<sub>2</sub>O<sub>3</sub> and TiN.

### 4.3 INGAAS GWFETs DEVICE PERFORMANCES

The transfer characteristics of a typical In<sub>0.53</sub>Ga<sub>0.47</sub>As GWFET with  $W_{fin}=40$  nm,  $L_g=140$  nm, and 7 parallel channels are illustrated in Figure 4.8. Drive currents are normalized to the perimeter of InGaAs channels:

$$W_{tot} = (2W_{fin} + 2H_{fin}) \times (No. of channels) \quad (4.1)$$

The gate leakage is lower than  $10^{-5}$  mA/mm. The device exhibits an on/off current ratio of around  $4 \times 10^4$  at  $V_d=1$  V. The off current is at  $2 \times 10^{-3}$  level at  $V_g=-0.2$  V and  $V_{ds}=0.5$  V. The off current is limited by the bulk leakage current since the device area is much larger than the fin area. The threshold voltage is extracted by the linear extrapolation of the maximum transconductance, which is to be 0.23 V for devices with  $L_g=140$  nm and  $W_{fin}=40$  nm. The undoped channel (with actual n type doping of  $2 \times 10^{15}$  during MBE) should process a negative threshold voltage. Here the positive threshold voltage suggests a strong quantum confinement effect that raises the ground energy level. When increase the drain voltage from 0.5 V to 1 V, the drive current only increase around 22.5%. This indicates that external resistance is a strong factor that limits the drive current.




Figure 4.8 Transfer characteristics of InGaAs GWAFETs with  $L_g=140\text{nm}$  and  $W_{\text{fin}}=40\text{nm}$ .




Figure 4.9 Output characteristics of GWAFETs with  $L_g=140\text{nm}$  and  $W_{\text{fin}}=40\text{nm}$ . Current is normalized to the perimeter of InGaAs channel.

The output characteristics of the same device is shown in Figure 4.9 and the device delivers  $I_d$  of  $\sim 613 \mu\text{A}/\mu\text{m}$  at  $V_d=1 \text{ V}$  and  $V_g-V_{th}=1 \text{ V}$ . The contact resistance was extracted by using gate length dependence to be  $\sim 930 \text{ ohm} \cdot \mu\text{m}$ . This high contact resistance may be due to the InP barrier layer at source and drain regions and the large S/D to gate distance. Contact fabrication process needs to be further optimized in order to improve the current drive characteristics of our devices.

Figure 4.10 compares the drive current and extrinsic transconductance ( $G_m$ ) for devices with  $W_{fin}=40 \text{ nm}$ ,  $60 \text{ nm}$  and  $100 \text{ nm}$ . Higher current drive capacity and increased  $V_{th}$  were observed by narrowing down  $W_{fin}$  due to stronger quantum confinement effects. For narrower  $W_{fin}$  devices, carriers are confined further away from the high-k/III-V interface, thus scattering is reduced and the effective channel mobility is increased. Figure 4.11 shows the drain current of GWFETs with  $W_{fin}=40 \text{ nm}$ ,  $60 \text{ nm}$ ,  $100 \text{ nm}$  and  $200 \text{ nm}$ . Reduced drain current overshoot from smaller  $W_{fin}$  devices indicates a better SCE control.

Figure 4.12 and Figure 4.13 show scaling metrics for  $\text{In}_{0.53}\text{Ga}_{0.47}\text{As}$  GWFET with various gate lengths and fin widths. Both drive current and transconductance per unit width increases with decreasing  $W_{fin}$  – a demonstration of the scalability of our device structures. Low SS values ( $80 \text{ mV}/\text{dec}$ ) in Figure 4.14 suggest a high interface quality at  $\text{In}_{0.53}\text{Ga}_{0.47}\text{As}$  channel sidewall and bottom surfaces.  $\text{Al}_2\text{O}_3/\text{InP}$  interface trap density ( $D_{it}$ ) of around  $1.5 \times 10^{12}/\text{eVcm}^2$  was extracted with the conductance method from planer devices. Figure 4.15 illustrates DIBL vs.  $W_{fin}$  for two gate lengths, where DIBL is measured at  $I_d = 1 \mu\text{A}/\mu\text{m}$  and  $V_d$  at  $0.05 \text{ V}$  and  $0.5 \text{ V}$ . DIBL reduces from  $40 \text{ mV}/\text{V}$  for  $W_{fin} = 200 \text{ nm}$  to  $20 \text{ mV}/\text{V}$  for  $40 \text{ nm}$  devices, indicating a more effective gate coupling for narrower fin devices. SS and DIBL can be further reduced by gate dielectric scaling.




Figure 4.10 Comparison of drive current and extrinsic transconductance of InGaAs GWAFETs with  $W_{fin}=40\text{nm}$ ,  $60\text{nm}$ ,  $100\text{nm}$  at  $V_d=0.5\text{V}$ .




Figure 4.11 Drain current of InGaAs GWAFETs with  $W_{fin}=40\text{nm}$  to  $200\text{nm}$  at  $V_g=V_{th}$ . Better short channel control was obtained by reducing  $W_{fin}$ .




Figure 4.12 Drain current vs.  $W_{fin}$  of InGaAs GWAFETs with  $L_g=140nm$  and  $280nm$  at  $V_{ds}=1V$ ,  $V_g-V_{th}=1V$ .




Figure 4.13 Extrinsic transconductance of InGaAs GWAFETs with  $L_g=140nm$  and  $280nm$  at  $V_{ds}=1V$ .




Figure 4.14 Subthreshold swing of GWAFFETs at  $V_{ds}=0.05V$  and  $0.5V$  with 7nm ALD  $Al_2O_3$ .




Figure 4.15 DIBL vs.  $W_{fin}$  of GWAFFETs.




Figure 4.16 Drain current of  $\text{In}_{0.53}\text{Ga}_{0.47}\text{As}$  GWAFETs with different number of fins.

Figure 4.16 shows the drain current of InGaAs GWAFETs with different number of fins. The drain current is linearly extrapolated to zero at zero number of fins. This indicates that there is no InP parasitic channel underneath the fins. It also shows a good scalability for higher integration density. The drive current for each fin is around  $105 \mu A$  at  $V_g - V_{th} = 1V$  and  $V_{ds} = 1V$ .

#### 4.4 SIMULATION OF INGAAS GWAFETs

The major components that degrade the current capacity of GWAFETs are believed to be 1) quantum confine effects of nanowire structure, 2) interface traps at high-k/III-V and 3) contact resistances at source and drain. In order to better understand each of these components, simulation on InGaAs GWAFETs has been carried out using Sentaurus device simulation. The nanowire structure with wrapped around high-k/metal



gate stack was adopted. Figure 4.16 presents InGaAs nanowire device structure and cross sectional view.  $\text{In}_{0.53}\text{Ga}_{0.47}\text{As}$  channel is designed to be undoped, but here it is set to a low doping level of Si dopant at  $2 \times 10^{15} \text{ cm}^{-3}$  to simulate the MBE growth condition.  $\text{Al}_2\text{O}_3$  of 7nm thickness, same as the experiment, was used here to wrap around the channel. TiN was applied as gate metal. Source and drain are configured by n+ InGaAs layer with Si doping level of  $3 \times 10^{19} \text{ cm}^{-3}$  and metal contact. Nanowire MOSFETs with diameter range from 10nm to 100nm were simulated.




Figure 4.17 InGaAs nanowire structure and cross-sectional view for Sentaurus simulation.

Figure 4.17 illustrates the band structure and electron density distribution of InGaAs nanowire devices with diameter of 10nm, 20nm, 40nm and 100nm. It shows clearly that when the inversion layer is formed, for 100nm nanowire, electrons first accumulated at the surface. As the diameter of nanowire reduces, because of increased quantum confinement, the accumulation of electrons shifts to the center of nanowire.

When volume inversion occurs, the lower concentration of electrons in the channel would reduce the total current. Also, the distance between gate and central of electron distribution would increase and thus degrade the subthreshold swing characteristics. However, if take into consideration of surface roughness and the interface traps at dielectrics and channel, electrons shifting away from the surface could help reduce the scattering and thus enhance the transport. When reducing diameter of nanowire, III-Vs come into the volume inversion regime earlier because of their smaller effective mass compared to silicon, see Figure 4.18 for band structure and electron density distribution of silicon nanowires with  $W_{fin}$  10nm, 20nm, 40nm and 100nm.




Figure 4.18 Band structure and electron density distribution of InGaAs nanowire devices with diameter of 10nm, 20nm, 40nm and 100nm.




Figure 4.19 Band structure and electron density distribution of Si nanowire devices with diameter of 10nm, 20nm, 40nm and 100nm.




Figure 4.20 Experiment and simulation data of InGaAs nanowire to break down the current degradation mechanism. Interface trap density of high-k/InGaAs fitted in Sentaurus simulation was inserted.

In Figure 4.19, the degradation mechanism of drive current is broke down to several factors including quantum confinement effect, source and drain external resistance and interface trap scattering. Density gradient quantization model was used in Sentaurus to calculate the quantum effect on device performance. Simulation results suggest that by introducing quantum effect, the drive current drop accounts for 90% of the total difference between simulated data and experimental data. By adding the contact resistance of 1000ohm\*um (extracted from experiment), the total current reduction is around 4.5%. The interface traps scattering accounts for the rest 5.5% current decrease. Interface trap density distribution as illustrated in Figure 4.19 with lowest  $D_{it}$  level of  $3e12 \text{ eV}^{-1}\text{cm}^{-2}$  was applied to fit the simulation and experimental data.

#### **4.5 COMPARISON OF InGaAs PLANAR MOSFETs AND 3D GWAFETs**

The device performance of 3D InGaAs GWAFETs have been compared to planer InGaAs MOSFETs with similar substrate layer structures consisting of InGaAs channel, InP barrier layer and n+ InGaAs layer for source and drain. Figure 4.20 illustrates the  $I_d$ - $V_g$  characteristics of InGaAs planer MOSFETs with 10nm and 5nm channel thickness and 3D InGaAs GWAFETs. DIBL and SS data are summarized and compared in the table aside. 10X drop on DIBL was observed from planar InGaAs MOSFETs at around 200mV/V to 20mV/V for 3D GWAFETs. By apply gate wrapped around structure SS also reduced 33%. Figure 4.21 shows the DIBL vs. gate length for 10nm, 5nm InGaAs channel planar MOSFETs and 3D GWAFETs with  $W_{fin}$  200nm, 100nm, 60nm and 40nm. Better scalability was achieved by 3D GWAFETs compare to planar structure with lower DIBL, SS and higher drive current.




Figure 4.21  $I_d$ - $V_g$  characteristics of InGaAs planer MOSFETs with 10nm and 5nm channel thickness and 3D InGaAs GWA FETs. DIBL and SS comparison of planar and 3D InGaAs FETs.




Figure 4.22 DIBL vs. gate length for 10nm, 5nm InGaAs channel planar MOSFETs and 3D InGaAs GWA FETs with  $W_{fin}$  200nm, 100nm, 60nm and 40nm.

Table 4.1. Comparison of  $\text{In}_{0.53}\text{Ga}_{0.47}\text{As}$  GWFETs in this work with recently reported tri-gate, FinFET and planer QWFETs devices.

Device	Dielectric	$L_g$ (nm)	$W_{fin}$ (nm)	$I_{on}$ ( $\mu\text{A}/\mu\text{m}$ )	$I_{off}$ (nA/ $\mu\text{m}$ )	DIBL (mV/V)	SS (mV/dec)
$\text{In}_{0.53}\text{Ga}_{0.47}\text{As}$ GWFET (This work)	7nm ALD $\text{Al}_2\text{O}_3$ / 1nm InP	140	40	600 ( $V_d=1\text{V}$ , $V_g-V_{th}=1\text{V}$ )	6 ( $V_d=1\text{V}$ )	20	90 ( $V_d=0.5\text{V}$ )
$\text{In}_{0.53}\text{Ga}_{0.47}\text{As}$ GAAFET (Purdue, IEDM 2011)	10nm ALD $\text{Al}_2\text{O}_3$	50	30	450 ( $V_d=1\text{V}$ , $V_g-V_{th}=1\text{V}$ )	4000 ( $V_d=1\text{V}$ )	210	150
		110	30	355 ( $V_d=1\text{V}$ , $V_g-V_{th}=1\text{V}$ )	4000 ( $V_d=1\text{V}$ )	180	140
$\text{In}_{0.53}\text{Ga}_{0.47}\text{As}$ Tri-gate FET (Intel, IEDM 2011)	High-k Stack EOT=12Å	60	40	360 ( $V_d=0.5\text{V}$ , $V_g=0.5\text{V}$ )	100 ( $V_d=0.5\text{V}$ )	65	100 ( $V_d=0.5\text{V}$ )
		120	30	--	--	35	85 ( $V_d=0.5\text{V}$ )
$\text{In}_{0.7}\text{Ga}_{0.3}\text{As}$ FinFET (NUS, EDL 2011 )	19nm MOCVD HfAlO	130	220	220 ( $V_d=1\text{V}$ , $V_g-V_{th}=1\text{V}$ )	10 ( $V_d=1.2\text{V}$ )	135	230
$\text{In}_{0.7}\text{Ga}_{0.3}\text{As}$ Planer QWFET (UT, EDL 2012)	6nm ALD $\text{Al}_2\text{O}_3$ / 1nm InP	40	--	476 ( $V_d=1\text{V}$ , $V_g-V_{th}=1\text{V}$ )	100 ( $V_d=1\text{V}$ )	270	140
		130	--	430 ( $V_d=1\text{V}$ , $V_g-V_{th}=1\text{V}$ )	100 ( $V_d=1\text{V}$ )	206	135

Table 4.1 summarizes device performance of  $\text{In}_{0.53}\text{Ga}_{0.47}\text{As}$  GWFETs in this work with other works on planner or non-planner III-V FETs, including previously reported  $\text{In}_{0.53}\text{Ga}_{0.47}\text{As}$  QWFETs. The fact that higher drive current, lower  $I_{off}$ , reduced SS and DIBL are all achieved in our 3D InGaAs GWFETs shows promise for using this device structure in future logic technologies.

In this chapter, high-performance 3D  $\text{In}_{0.53}\text{Ga}_{0.47}\text{As}$  GWFETs with high-k dielectrics and metal gate was demonstrated. Fabrication process of GWFETs with fin

width down to 40nm has been developed using e-beam lithography. Low SS of 80 mV/dec, DIBL of 20 mV/V and high drive current of 600 mA/mm at  $V_d=1$  V and  $V_g-V_{th}=1$  V have been obtained by 3D InGaAs GWAFETs with gate length 140nm and fin width 40nm.  $In_{0.53}Ga_{0.47}As$  GWAFETs have been demonstrated to exhibit improved performance over FinFETs and planar devices; and are promising candidates for future ultimately scaled MOSFET devices.

## Chapter 5: InGaAs Tunneling FETs

As scaling come to the era of power consumption limitation, new device operation concept like inter-band tunneling attracts more and more interests. TFET has been considered as the alternative device structure because it gets away from the thermionic emission principle and can potentially achieve a less than 60mV/dec subthreshold swing [37][84-86]. With a smaller swing, threshold voltage can be reduced without the punishment of raising the off-state current thus lead to a lower power consumption. Si channel TFETs have been demonstrated to achieve subthreshold swing lower than 60 mV/dec. However, the on-current of these devices is low due to the large tunneling barrier. Since band to band tunneling strongly depends on the band gap of semiconductor, moving substrate material from silicon to germanium and lower band gap III-V materials could help improve device performance[87-89]. In this section, device structure and fabrication process of InGaAs with ALD gate dielectrics are discussed.  $\text{In}_{0.7}\text{Ga}_{0.3}\text{As}$  TFETs have been fabricated using MBE tunneling junctions. Device performances of TFETs with tunneling junction formed between  $p^{++}/i$  and  $p^{++}/n^{+}$  were compared. The purpose of changing the un-doped region to  $n^{+}$  type is to reduce the tunneling distance and improve tunneling efficiency. High-k dielectrics of  $\text{LaAlO}_3$  and  $\text{ZrO}_2$  have been applied.  $\text{LaAlO}_3$  provides an advantage of higher quality interface with InGaAs while  $\text{ZrO}_2$  has higher k value which enable further EOT scaling. The effects of junction and gate stack design on drive current and subthreshold swing have been investigated and discussed. Device characteristics of Si TFETs, Ge TFETs and InGaAs TFETs have been compared at the end of this chapter.



### 5.1. InGaAs TFETs LAYER STRUCTURE DESIGN

The layer structure of InGaAs TFETs (Table 5.1) was grown by MBE on a 2 inch p++ InP substrate, followed by 300 nm heavily p-type doped  $\text{In}_{0.53}\text{Ga}_{0.47}\text{As}$  layer. The tunneling junction was formed by a 6 nm p++  $\text{In}_{0.7}\text{Ga}_{0.3}\text{As}$  ( $\text{Be } 2 \times 10^{19} / \text{cm}^3$  doped) and 6 nm undoped  $\text{In}_{0.7}\text{Ga}_{0.3}\text{As}$  heterostructure for sample 1, and 6 nm p++  $\text{In}_{0.7}\text{Ga}_{0.3}\text{As}$  ( $\text{Be } 2 \times 10^{19} / \text{cm}^3$  doped) and 6 nm n+  $\text{In}_{0.7}\text{Ga}_{0.3}\text{As}$  ( $\text{Si } 2 \times 10^{18} / \text{cm}^3$  doped) heterostructure for sample 2. The highly doped p++/n+ junction was designed to reduce the tunneling width and increase the tunneling electric field, thus improve the drive current and subthreshold swing.

Table 5.1. Layer structure of TFETs with p++/i and p++/n+ junction design

Layer	Type	Material	Mole Fraction	Thickness (Å)	Dopant	CV Level
6	N++	In(x)GaAs	53	15000	Si	$3.0 \times 10^{19}$
5	N	In(x)GaAs	53	300	Si	$9.0 \times 10^{17}$
4	i	In(x)GaAs	53	1000		
3	i	In(x)GaAs	70	60		
2	P++	In(x)GaAs	70	60	Be	$2.0 \times 10^{19}$
1	P++	In(x)GaAs	53	3000	Be	$2.0 \times 10^{19}$
Sample 1						
Layer	Type	Material	Mole Fraction	Thickness (Å)	Dopant	CV Level
6	N++	In(x)GaAs	53	15000	Si	$3.0 \times 10^{19}$
5	N	In(x)GaAs	53	300	Si	$9.0 \times 10^{17}$
4	i	In(x)GaAs	53	1000		
3	N+	In(x)GaAs	70	60	Si	$2.0 \times 10^{18}$
2	P++	In(x)GaAs	70	60	Be	$2.0 \times 10^{19}$
1	P++	In(x)GaAs	53	3000	Be	$2.0 \times 10^{19}$
Sample 2						




Figure 5.1. Band structure comparison of  $\text{In}_{0.53}\text{Ga}_{0.47}\text{As}$  and  $\text{In}_{0.7}\text{Ga}_{0.3}\text{As}$

70% InGaAs is chosen here to further reduce the bandgap ( $E_g$  of  $\text{In}_{0.53}\text{Ga}_{0.47}\text{As}$  is 0.74eV,  $E_g$  of  $\text{In}_{0.7}\text{Ga}_{0.3}\text{As}$  is 0.58eV). However, the thickness of  $\text{In}_{0.7}\text{Ga}_{0.3}\text{As}$  layer is limited by lattice mismatch between  $\text{In}_{0.7}\text{Ga}_{0.3}\text{As}$  and InP. 12nm is the up-limit for MBE growth. The channel region is a 100 nm undoped  $\text{In}_{0.53}\text{Ga}_{0.47}\text{As}$  layer. The top 150 nm  $n^{++}$   $\text{In}_{0.53}\text{Ga}_{0.47}\text{As}$  layer was designed for the drain contact. A 30 nm  $n^-$   $\text{In}_{0.53}\text{Ga}_{0.47}\text{As}$  ( $\text{Si } 9 \times 10^{17} / \text{cm}^3$ ) was inserted between the  $n^{++}$   $\text{In}_{0.53}\text{Ga}_{0.47}\text{As}$  and the un-doped channel region to reduce the ambipolar conduction. That is to suppress transistor turning-on at negative gate voltage. Without this layer,  $n^{++}$  top layer is directly connected to the  $i$  type channel which will form another tunneling junction. This junction will turn on at negative gate voltage and positive drain voltage. Then the device can't be turned off.

## 5.2. InGaAs TFETs FABRICATION PROCESS

The schematic cross-sectional view of  $\text{In}_{0.7}\text{Ga}_{0.3}\text{As}$  TFETs is shown in Figure 5.2. Top view of TFETs and cross-sectional SEM is inserted. These TEFTs were fabricated as follows: first the side wall was etched by citric acid based wet etch. The etch rate was optimized to reduce the surface roughness. The wet etch was controlled by time and it stop in the  $\text{p}^{++} \text{In}_{0.53}\text{Ga}_{0.47}\text{As}$  layer. After diluted HF cleaning and ammonium sulfate passivation, high-k dielectric was deposited by ALD directly on InGaAs substrate as gate dielectrics. Gate electrode TaN was then deposited by sputtering. The drain contact was formed by e-beam evaporated AuGe/Ni/Au. The backside of the sample was deposited with Cr/Au as source contact. The wafer was then annealed in RTA at 300 °C in  $\text{N}_2$  to form the source and drain contact.




Figure 5.2. Schematic cross-sectional view of  $\text{In}_{0.7}\text{Ga}_{0.3}\text{As}$  TFETs using  $\text{p}^{++}/\text{i}$  or  $\text{p}^{++}/\text{n}$  as tunneling junction and high-k  $\text{LaAlO}_3$  or  $\text{ZrO}_2$  gate dielectrics.




Figure 5.3. Device layer structure and key fabrication steps of lateral TFETs

Another type of TFETs with lateral structure has also been designed. The key fabrication steps were plotted in Figure 5.3. First the device isolation was done by wet etch down to substrate and partially oxidize the heavily doped p type layer to prevent drain voltage control of tunneling junction. Then wet etch controlled by time was applied to expose source and gate area. After deposition gate dielectric and metal, source and drain contact was defined at the last step. The advantage of lateral TFETs is that the tunneling area could be increased and thus drive current will be improved by a larger gate area. However, since the fabrication difficulty of the lateral TFETs, the vertical TFETs structure (Figure 5.2) was adopted in the following discussions.

### 5.3. JUNCTION DESIGN OF INGAAS TFETs

The design of tunneling junction is the key to ensure good device performance. Ideally, a sharp tunneling junction interface between p++ and i layers would be preferred. However, during the MBE growth, an intermixing layer would hardly be avoided. As the secondary ion mass spectrometry (SIMS) result indicated that diffusion length of Be into undoped layer is around 3nm to 5nm (Figure 5.4).

Figure 5.5 shows the device and band structure of TFETs with p++/n+ and p++/i junction. The subthreshold characteristics of TFETs with p++/i or p++/n+ tunneling junctions and  $\text{LaAlO}_3$  (EOT~1.8nm) dielectric was illustrated in Figure 5.6. TFETs with p++/n+ tunneling junction exhibit lower subthreshold swing (96 mV/dec at  $V_{ds}=50$  mV) than devices with p++/i tunneling (115 mV/dec at  $V_{ds}=50$  mV). The output characteristics of TFETs with p++/i or p++/n+ tunneling junction is shown in Figure 5.7 measured at  $V_g - V_{th} = 0$  to 2 V, at the step of 0.5 V. The threshold voltage of TFETs with p++/i junction and p++/n+ junction is 0.18 V and 0.27 V respectively. Devices with p++/n+ junction exhibit 28% increase in drive current at  $V_g - V_{th} = 2$  V than devices with p++/i junction.




Figure 5.4. SIMS result of TFET layer structure with Be and Si doping.




Figure 5.5. Device structure and band diagram of p++/n+ and p++/i junction.




Figure 5.6. Subthreshold characteristics of  $\text{In}_{0.7}\text{Ga}_{0.3}\text{As}$  TFETs with p++/i or p++/n+ tunneling junctions measured at  $V_{\text{ds}}=0.05$  V and 0.5 V




Figure 5.7. Output characteristics of  $\text{In}_{0.7}\text{Ga}_{0.3}\text{As}$  TFETs with p++/i or p++/n+ tunneling junctions measured at  $V_{\text{g}}-V_{\text{th}}=0$  V to 2 V at the step of 0.5 V.

The subthreshold swing values for these TFETs are still higher than 60 mV/dec (Figure 5.6). The main reasons for that is 1) the relatively poor III-V and high-k oxide interface. Interface traps at gate region would reduce the gate control over channel and thus degrade the subthreshold swing. 2) the tunneling junction at p<sup>++</sup>/i or p<sup>++</sup>/n<sup>+</sup> is not ideal due to MBE growth. Dopant diffusion at annealing process would also degrade the subthreshold swing.

#### 5.4. INGAAS TFETs WITH SCALED HIGH-K DIELECTRICS

In order to further improve the subthreshold swing of TFETs, ZrO<sub>2</sub> has been applied as gate dielectric. The advantage of ZrO<sub>2</sub> is its higher k value (k=32 for ZrO<sub>2</sub> compared to k=13 for LaAlO<sub>3</sub>). By applying the same physical thickness oxide layer, ZrO<sub>2</sub> can achieve smaller effective oxide thickness and thus enhance the gate control over channel. However, LaAlO<sub>3</sub> provides an advantage of higher quality interface with InGaAs ( $D_{it}$  of LaAlO<sub>3</sub>/InGaAs  $\sim 1 \times 10^{12}$  eV<sup>-1</sup>cm<sup>-2</sup> vs.  $D_{it}$  of ZrO<sub>2</sub>/InGaAs  $\sim 5 \times 10^{12}$  eV<sup>-1</sup>cm<sup>-2</sup>). Interface trap density was measured by conductance methods. Device performance of In<sub>0.7</sub>Ga<sub>0.3</sub>As TFETs with ZrO<sub>2</sub> oxide and p<sup>++</sup>/n<sup>+</sup> tunneling junction is illustrated in Figure 5.8. The In<sub>0.7</sub>Ga<sub>0.3</sub>As TFETs with ZrO<sub>2</sub> gate dielectric exhibit a subthreshold swing of 80 mV/dec at  $V_{ds}=0.05$  V, and drive current of 44 mA/mm at  $V_g - V_{th}=2$  V. The comparison of TFETs with 5 nm LaAlO<sub>3</sub> (EOT $\sim 1.8$  nm) and 5 nm ZrO<sub>2</sub> (EOT $\sim 0.8$  nm) gate dielectrics is shown in Figure 5.9. When the EOT of TFETs shrinks from 1.8nm for LaAlO<sub>3</sub> to 0.8 nm for ZrO<sub>2</sub>, the minimum SS dropped from 96mV/dec to 80mV/dec. InGaAs TFETs with ZrO<sub>2</sub> gate oxide exhibit smaller swing than LaAlO<sub>3</sub> due to a better gate coupling.






Figure 5.8. a) Subthreshold characteristics of In<sub>0.7</sub>Ga<sub>0.3</sub>As TFETs with ZrO<sub>2</sub> and p<sup>++</sup>/n<sup>+</sup> tunneling junctions measured at  $V_{ds}=0.05$  V and 0.5 V. b) the output characteristics of In<sub>0.7</sub>Ga<sub>0.3</sub>As TFETs with ZrO<sub>2</sub> and p<sup>++</sup>/n<sup>+</sup> tunneling junctions measured at  $V_g - V_{th}=0$  V to 2 V at the step of 0.5 V.




Figure 5.9. Subthreshold characteristics of In<sub>0.7</sub>Ga<sub>0.3</sub>As TFETs with ZrO<sub>2</sub> or LaAlO<sub>3</sub> gate dielectrics on p<sup>++</sup>/n<sup>+</sup> tunneling junction. Subthreshold swing vs.  $I_d$  for both devices are inserted.




Figure 5.10. Log-scale  $|I_d| \sim V_d$  characteristics measured at  $V_g=0, 1, 2$  V. Esaki diode behavior at forward diode bias (negative drain voltage).




Figure 5.11. The Esaki diode mechanism [40].

Figure 5.10 shows the log-scale  $|I_d|$  versus  $V_{ds}$  measured at  $V_g=0, 1, 2$  V. Esaki diode behavior [40] was observed at  $V_{gs} > V_{th}$  and forward diode bias  $V_{ds} < 0$  V. The negative differential resistance region is result from the electron tunneling from the n-side conduction band to the p-side valence band when a negative  $V_{ds}$  (forward bias on diode) is applied. This Esaki diode behavior demonstrates the band-to-band tunneling mechanism (Figure 5.11). Table 5.2 summarized the key device performance of Si, Ge and InGaAs TFETs.

Table 5.2. Comparison of Si, Ge,  $\text{In}_{0.53}\text{Ga}_{0.47}\text{As}$  and  $\text{In}_{0.7}\text{Ga}_{0.3}\text{As}$  TFETs key device performances

Channel Material	$V_{GS}$ (V)	$V_{th}$ (V)	$V_{DS}$ (V)	SS (mV/dec)	$I_{on}$ (mA/mm)	$I_{on}/I_{off}$
$\text{In}_{0.7}\text{Ga}_{0.3}\text{As}$	2	0.18	1	80	44	$>10^4$
$\text{In}_{0.53}\text{Ga}_{0.47}\text{As}$ [S. Mookerjee, IEDM 2009]	2.5	$\sim 0$	0.75	150~290	20	$>10^3$
Ge [T. Krishnamohan, IEDM 2008]	4	$\sim 0.25$	1	50~60	10	$10^6$
Ge [F Mayer, IEDM 2008]	2		0.8	$>400$	4	$>10^2$
Si [W Choi, IEDM 2007]	1	0.12	1	52.8	12	$10^4$
Si [F Mayer, IEDM 2008]	3	$\sim 0$	0.8	42-200	0.02	$10^5$

In this chapter, the fabrication process and device performance of  $\text{In}_{0.7}\text{Ga}_{0.3}\text{As}$  TFETs with high-k gate dielectrics were investigated. In order to improve the subthreshold swing characteristics, highly doped tunneling junction p<sup>++</sup>/n<sup>+</sup> was applied.  $\text{In}_{0.7}\text{Ga}_{0.3}\text{As}$  TFETs with p<sup>++</sup>/n<sup>+</sup> tunneling junction exhibit improved subthreshold swing and drive current than TFETs with p<sup>++</sup>/i tunneling junction. Improvement of subthreshold characteristics was also achieved by reducing gate dielectric. The  $\text{In}_{0.7}\text{Ga}_{0.3}\text{As}$  TFETs with  $\text{ZrO}_2$  (EOT $\sim 0.8\text{nm}$ ) gate dielectric exhibit a subthreshold swing of 80 mV/dec at  $V_{ds}=0.05\text{ V}$  and a drive current of 44mA/mm at  $V_{gs}=2\text{V}$ . The device performance of TFETs can be further improved by 1) sharper tunneling junction and 2) better quality high-k/III substrate interface.

## Chapter 6: Conclusion and Future Work

### 6.1. CONCLUSION

At the time of finishing up this dissertation, Intel's 22nm multi-gated MOSFETs on silicon has already been launched for around a year. 14nm technology node is also approaching the end of development phase with FinFET structure still on silicon. Research is pushing into 7nm and 5nm technology node with new concepts on material and structure – III-V high mobility material, 2D material, bi-layer graphene, nanowire, TFETs, spin devices. This research work looks at III-V materials in explicit for MOSFET application, aims at advancing their device performance through novel device structures and better fabrication techniques.

First, interface and bulk properties of high-k dielectrics deposited using ALD on InGaAs substrate were studied. Among the high-k dielectrics,  $\text{ZrO}_2$  shows the highest scalability while  $\text{Al}_2\text{O}_3$  exhibits the best interface quality on InGaAs with the lowest  $D_{it}$ . Surface channel InGaAs MOSFETs were then investigated. Peak mobility of  $1600\text{cm}^2/\text{Vs}$  was achieved using  $\text{In}_{0.53}\text{Ga}_{0.47}\text{As}$  channel MOSFETs with  $\text{Al}_2\text{O}_3$ .  $\text{In}_{0.53}\text{Ga}_{0.47}\text{As}$  MOSFETs were found to exhibit better device performance than  $\text{In}_{0.7}\text{Ga}_{0.3}\text{As}$  MOSFETs including higher transconductance, higher mobility and lower subthreshold swing. This is due to a better interface at  $\text{In}_{0.53}\text{Ga}_{0.47}\text{As}/\text{oxide}$  confirmed by  $D_{it}$  and CV frequency dispersion measurement.

Second, buried channel devices with a thin barrier layer between channel and dielectrics were designed and demonstrated to exhibit higher mobility than surface channel MOSFETs. Compared to devices without barrier, by adding 1nm InP barrier layer, the peak mobility and high electrical field mobility are increased by 65% and 51% respectively. The highest effective channel mobility around  $5700\text{cm}^2/\text{Vs}$  was achieved by InP/InAlAs double barrier devices at inversion charge density of  $0.5 \times 10^{12}/\text{cm}^2$ . Improved

mobility for buried channel structure is due to reduced scattering from high-k/III-V interface. While the buried channel MOSFET structure improved the on-state performance significantly, the tradeoff is that it degrades the short channel effect control.  $\text{In}_{0.7}\text{Ga}_{0.3}\text{As}$  channel devices with barrier layer exhibit much higher drive current and transconductance (for  $L_g=40\text{nm}$  InP/InAlAs double barrier device,  $G_m=570\text{mS/mm}$  at  $V_{ds}=1\text{V}$ ) than devices without barrier layer (for  $L_g=40\text{nm}$ ,  $G_m=330\text{mS/mm}$  at  $V_{ds}=1\text{V}$ ), while subthreshold swing and DIBL are lower for devices without barrier layer (for  $L_g=40\text{nm}$  device,  $SS=103\text{mV/dec}$ ,  $\text{DIBL}=131\text{mV/V}$ ). To improve the short channel effect control for buried channel devices, devices with thinner channel were studied. The 5 nm  $\text{In}_{0.7}\text{Ga}_{0.3}\text{As}$  channel ( $L_g=40\text{ nm}$ ) devices exhibit a reduced SS of around 100 mV/dec and DIBL of 128 mV/V compared to 10 nm  $\text{In}_{0.7}\text{Ga}_{0.3}\text{As}$  channel devices ( $SS \sim 140\text{ mV/dec}$ ,  $\text{DIBL} \sim 275\text{ mV/V}$ ). However, the drawback for thinner channel devices is that the effective channel mobility also decreases. At inversion charge density of  $3 \times 10^{12}/\text{cm}^2$ , 10 nm  $\text{In}_{0.7}\text{Ga}_{0.3}\text{As}$  channel devices exhibit mobility of  $1860\text{ cm}^2/\text{Vs}$  vs. mobility of  $1460\text{ cm}^2/\text{Vs}$  for 5 nm  $\text{In}_{0.7}\text{Ga}_{0.3}\text{As}$  channel devices.

Third, to enable further scaling for III-V devices, 3D GWAFETs were created. Fabrication process of  $\text{In}_{0.53}\text{Ga}_{0.47}\text{As}$  GWAFETs with fin width down to 40nm has been developed. Low SS of 80 mV/dec, DIBL of 20 mV/V and high drive current of 600 mA/mm at  $V_d=1\text{ V}$  and  $V_g-V_{th}=1\text{ V}$  have been obtained by 3D InGaAs GWAFETs with gate length 140nm and fin width 40nm. 3D  $\text{In}_{0.53}\text{Ga}_{0.47}\text{As}$  GWAFETs have been demonstrated to exhibit improved performance over FinFETs and planar devices.

Last,  $\text{In}_{0.7}\text{Ga}_{0.3}\text{As}$  TFETs for low power application were demonstrated. Highly doped tunneling junction  $p^{++}/n^{+}$  was applied to reduce tunneling width and thus improve subthreshold swing and drive current compares to TFETs with  $p^{++}/i$  tunneling junction. Improvement of subthreshold characteristics was also achieved by reducing gate

dielectric thickness. The  $\text{In}_{0.7}\text{Ga}_{0.3}\text{As}$  TFETs with  $\text{ZrO}_2$  ( $\text{EOT} \sim 0.8\text{nm}$ ) gate dielectric exhibit a subthreshold swing of 80 mV/dec at  $V_{\text{ds}}=0.05\text{ V}$  and a drive current of 44mV/dec at  $V_{\text{gs}}=2\text{V}$ .

## **6.2.FUTURE WORK**

### **6.2.1. Lateral InGaAs 3D GWAFETs with Higher Integration Density**

The 3D GWAFETs developed in this work process only one layer of InGaAs channel. It can be easily extended to multi-channel layer structure with InGaAs/InP/InGaAs/InP... layers. By stacking up these nanowire channels, the current drive capacity under certain area can be largely improved. The proposed device structure design is shown in Figure 6.1. The channel layer InGaAs is undoped. Thickness can vary to create different fin sizes. InP layers are designed to be heavily doped to reduce source and drain external resistances. In the fabrication process, at fin dry etch step, InP buffer layer should be reached. In this way, during fin release wet etching, all InP layers can be removed at the same time. Distance between InGaAs channel layers should be large enough to have low resistance metal gate wrapped around channel. At source and drain, contact holes are need for metal to contact each of the  $n^{++}$  InP layer to reduce parasitic resistances.




Figure 6.1. The proposed device structure design for lateral InGaAs GWAFETs with multiple channel layers.

### 6.2.2. InGaAs 3D GWAFETs with Reduced Nanowire Size

Smaller size nanowire channels are desired to study the quantum effects related issue. Nanowire FETs are designed for sub 10nm technology node, at such small size, electron density distribution and transport properties will change. Smaller size InGaAs nanowire channel can be achieved by slightly changing the process flow. In previous study, during fin releasing step, a digital wet etching process was carried out to smooth the surface of fins. Three cycles were used to remove around 5nm on each side of the fins. More cycles of digital wet etch can be applied to reduce fin width. Since the wet etch is self-limiting. Thickness control can be done precisely under nanometer level. Fins along different direction should be investigated. In strong quantum confinement, electrons tend to move into higher valley where the effective  $m^*$  change and mobility is no longer symmetric. By designing substrate and channel orientations, device structure with high mobility (light effective mass) along transport direction and high density of states (heavy effective mass) perpendicular to transport direction might be able to achieve.

### 6.2.3. Vertical 3D GWFETs

Vertical nanowire GWFETs can be fabricated by applying the novel nano-sphere lithography technique. This low cost, self-assembled fabrication process can create high density vertical nano-pillar structures.  $\text{SiO}_2$  is deposited on III-V surface to be used as hard mask for pillar etching. Nano spheres are then applied to cover the surface using Langmuir-Blodgett methods. The size of the nano-sphere can be controlled by oxygen plasma. Nano pillars on III-V substrate can be formed using dry etching process same as used in lateral 3D GWFETs. Key process steps for vertical 3D GWFETs are shown in Figure 6.2.




Figure 6.2. Key process flow for vertical 3D GWFETs



## Bibliography

- [1] “wiki: Semiconductor Industry,” wiki: Semiconductor Industry. [Online]. Available: [http://en.wikipedia.org/wiki/Semiconductor\\_industry](http://en.wikipedia.org/wiki/Semiconductor_industry).
- [2] R. H. Dennard, F. H. Gaensslen, V. L. Rideout, E. Bassous, and A. R. LeBlanc, “Design of ion-implanted MOSFET’s with very small physical dimensions,” *Ieee J. Solid-State Circuits*, vol. 9, no. 5, pp. 256–268, 1974.
- [3] “ITRS,” International Technology Roadmap for Semiconductors. [Online]. Available: <http://www.itrs.net/>.
- [4] I. Ferain, C. A. Colinge, and J.-P. Colinge, “Multigate transistors as the future of classical metal-oxide-semiconductor field-effect transistors,” *Nature*, vol. 479, no. 7373, pp. 310–316, Nov. 2011.
- [5] G. E. Moore, “Cramming More Components Onto Integrated Circuits,” *Proc. Ieee*, vol. 86, no. 1, pp. 82–85, 1998.
- [6] “ITRS,” 2006 industry roadmap. [Online]. Available: [www.itrs.net/Links/2006update/FinalToPost/04\\_PIDS2006Update.pdf](http://www.itrs.net/Links/2006update/FinalToPost/04_PIDS2006Update.pdf).
- [7] T. Ghani, M. Armstrong, C. Auth, M. Bost, P. Charvat, G. Glass, T. Hoffmann, K. Johnson, C. Kenyon, J. Klaus, B. McIntyre, K. Mistry, A. Murthy, J. Sandford, M. Silberstein, S. Sivakumar, P. Smith, K. Zawadzki, S. Thompson, and M. Bohr, “A 90nm high volume manufacturing logic technology featuring novel 45nm gate length strained silicon CMOS transistors,” in *Electron Devices Meeting, 2003. IEDM ’03 Technical Digest. IEEE International*, 2003, pp. 11.6.1–11.6.3.
- [8] J. Welser, J. L. Hoyt, and J. F. Gibbons, “Electron mobility enhancement in strained-Si n-type metal-oxide-semiconductor field-effect transistors,” *Ieee Electron Device Lett.*, vol. 15, no. 3, pp. 100–102, 1994.

- [9] C. Auth, A. Cappellani, J.-S. Chun, A. Dalis, A. Davis, T. Ghani, G. Glass, T. Glassman, M. Harper, M. Hattendorf, P. Hentges, S. Jaloviar, S. Joshi, J. Klaus, K. Kuhn, D. Lavric, M. Lu, H. Mariappan, K. Mistry, B. Norris, N. Rahhal-orabi, P. Ranade, J. Sandford, L. Shifren, V. Souw, K. Tone, F. Tambwe, A. Thompson, D. Towner, T. Troeger, P. Vandervoorn, C. Wallace, J. Wiedemer, and C. Wiegand, "45nm High-k + metal gate strain-enhanced transistors," in 2008 Symposium on VLSI Technology, 2008, pp. 128–129.
- [10] J. Kavalieros, B. Doyle, S. Datta, G. Dewey, M. Doczy, B. Jin, D. Lionberger, M. Metz, W. Rachmady, M. Radosavljevic, U. Shah, N. Zelick, and R. Chau, "Tri-Gate Transistor Architecture with High-k Gate Dielectrics, Metal Gates and Strain Engineering," in 2006 Symposium on VLSI Technology, 2006. Digest of Technical Papers, 2006, pp. 50–51.
- [11] K. Maitra, A. Khakifirooz, P. Kulkarni, V. S. Basker, J. Faltermeier, H. Jagannathan, H. Adhikari, C.-C. Yeh, N. R. Klymko, K. Saenger, T. Standaert, R. J. Miller, B. Doris, V. K. Paruchuri, D. Mcherron, J. O'Neil, E. Leobundung, and H. Bu, "Aggressively Scaled Strained-Silicon-on-Insulator Undoped-Body High- /Metal-Gate nFinFETs for High-Performance Logic Applications," *Ieee Electron Device Lett.*, vol. 32, no. 6, pp. 713–715, 2011.
- [12] C. C. Wu, D. W. Lin, A. Keshavarzi, C. H. Huang, C. T. Chan, C. H. Tseng, C. L. Chen, C. Y. Hsieh, K. Y. Wong, M. L. Cheng, T. H. Li, Y. C. Lin, L. Y. Yang, C. P. Lin, C. S. Hou, H. C. Lin, J. L. Yang, K. F. Yu, M. J. Chen, T. H. Hsieh, Y. C. Peng, C. H. Chou, C. J. Lee, C. W. Huang, C. Y. Lu, F. K. Yang, H. K. Chen, L. W. Weng, P. C. Yen, S. H. Wang, S. W. Chang, S. W. Chuang, T. C. Gan, T. L. Wu, T. Y. Lee, W. S. Huang, Y. J. Huang, Y. W. Tseng, C. M. Wu, E. Ou-Yang, K. Y. Hsu, L. T. Lin, S. B. Wang, T. M. Kwok, C. C. Su, C. H. Tsai, M. J. Huang, H. M. Lin, A. S. Chang, S. H.

- Liao, L. S. Chen, J. H. Chen, P. S. Lim, X. F. Yu, S. Y. Ku, Y. B. Lee, P. C. Hsieh, P. W. Wang, Y. H. Chiu, S. S. Lin, H. J. Tao, M. Cao, and Y. J. Mii, "High performance 22/20nm FinFET CMOS devices with advanced high-K/metal gate scheme," in Electron Devices Meeting (IEDM), 2010 IEEE International, 2010, pp. 27.1.1–27.1.4.
- [13] "Intel Newsroom," Intel 22nm 3-D Tri-Gate Transistor Technology. [Online]. Available: <http://newsroom.intel.com/docs/DOC-2032>.
- [14] R. -Y. Sah, "Evolution of the MOS transistor-from conception to VLSI," *Proc. Ieee*, vol. 76, no. 10, pp. 1280–1326, 1988.
- [15] F. F. Fang and A. B. Fowler, "Hot Electron Effects and Saturation Velocities in Silicon Inversion Layers," *J. Appl. Phys.*, vol. 41, no. 4, pp. 1825–1831, 1970.
- [16] C. Hu, S. C. Tam, F.-C. Hsu, P.-K. Ko, T.-Y. Chan, and K. W. Terrill, "Hot-Electron-Induced MOSFET Degradation - Model, Monitor, and Improvement," *Ieee J. Solid-State Circuits*, vol. 20, no. 1, pp. 295–305, 1985.
- [17] S. Ogura, P. J. Tsang, W. W. Walker, D. L. Critchlow, and J. F. Shepard, "Design and characteristics of the lightly doped drain-source (LDD) insulated gate field-effect transistor," *Ieee Trans. Electron Devices*, vol. 27, no. 8, pp. 1359–1367, 1980.
- [18] T. Morimoto, T. Ohguro, S. Momose, T. Iinuma, I. Kunishima, K. Suguro, I. Katakabe, H. Nakajima, M. Tsuchiaki, M. Ono, Y. Katsumata, and H. Iwai, "Self-aligned nickel-mono-silicide technology for high-speed deep submicrometer logic CMOS ULSI," *Ieee Trans. Electron Devices*, vol. 42, no. 5, pp. 915–922, 1995.
- [19] Y. Okumura, M. Shirahata, T. Okudaira, A. Hachisuka, H. Arima, T. Matsukawa, and N. Tsubouchi, "A novel source-to-drain nonuniformly doped channel (NUDC) MOSFET for high current drivability and threshold voltage controllability," in Electron Devices Meeting, 1990. IEDM '90. Technical Digest., International, 1990, pp. 391–394.

- [20] T. Hori, "A 0.1  $\mu\text{m}$  CMOS technology with tilt-implanted punchthrough stopper (TIPS)," in Electron Devices Meeting, 1994. IEDM '94. Technical Digest., International, 1994, pp. 75–78.
- [21] J. G. Ruch, "Electron dynamics in short channel field-effect transistors," *Ieee Trans. Electron Devices*, vol. 19, no. 5, pp. 652–654, 1972.
- [22] M. Bruel, "Silicon on insulator material technology," *Electron. Lett.*, vol. 31, no. 14, pp. 1201–1202, 1995.
- [23] J.-P. Colinge, *Silicon-on-Insulator Technology: Materials to VLSI*. Springer, 1997.
- [24] F. Balestra, S. Cristoloveanu, M. Benachir, J. Brini, and T. Elewa, "Double-gate silicon-on-insulator transistor with volume inversion: A new device with greatly enhanced performance," *Ieee Electron Device Lett.*, vol. 8, no. 9, pp. 410–412, 1987.
- [25] Y. Taur, "Analytic solutions of charge and capacitance in symmetric and asymmetric double-gate MOSFETs," *Ieee Trans. Electron Devices*, vol. 48, no. 12, pp. 2861–2869, 2001.
- [26] D. Hisamoto, W.-C. Lee, J. Kedzierski, H. Takeuchi, K. Asano, C. Kuo, E. Anderson, T.-J. King, J. Bokor, and C. Hu, "FinFET-a self-aligned double-gate MOSFET scalable to 20 nm," *Ieee Trans. Electron Devices*, vol. 47, no. 12, pp. 2320–2325, 2000.
- [27] "ITRS," 2012 updated overview. [Online]. Available: <http://www.itrs.net/Links/2012ITRS/2012Chapters/2012Overview.pdf>.
- [28] L. Van den Hove, "Ultimate device technologies, core of a sustainable society," in Electron Devices Meeting (IEDM), 2012 IEEE International, 2012, pp. 1.3.1–1.3.4.
- [29] J. Goldberger, A. I. Hochbaum, R. Fan, and P. Yang, "Silicon Vertically Integrated Nanowire Field Effect Transistors," *Nano Lett.*, vol. 6, no. 5, pp. 973–977, May 2006.

- [30] T. Bryllert, L.-E. Wernersson, L. E. Froberg, and L. Samuelson, "Vertical high-mobility wrap-gated InAs nanowire transistor," *Ieee Electron Device Lett.*, vol. 27, no. 5, pp. 323–325, 2006.
- [31] N. Singh, A. Agarwal, L. K. Bera, T.-Y. Liow, R. Yang, S. C. Rustagi, C. H. Tung, R. Kumar, G.-Q. Lo, N. Balasubramanian, and D.-L. Kwong, "High-performance fully depleted silicon nanowire (diameter le; 5 nm) gate-all-around CMOS devices," *Ieee Electron Device Lett.*, vol. 27, no. 5, pp. 383–386, 2006.
- [32] J.-T. Park, J. Colinge, and C. H. Diaz, "Pi-Gate SOI MOSFET," *Ieee Electron Device Lett.*, vol. 22, no. 8, pp. 405–406, 2001.
- [33] J. J. Gu, X. W. Wang, J. Shao, A. T. Neal, M. J. Manfra, R. G. Gordon, and P. D. Ye, "III-V gate-all-around nanowire MOSFET process technology: From 3D to 4D," in *Electron Devices Meeting (IEDM), 2012 IEEE International*, 2012, pp. 23.7.1–23.7.4.
- [34] C. M. Lieber, "Nanowires as building blocks for nanoelectronics and nanophotonics," in *Electron Devices Meeting, 2003. IEDM '03 Technical Digest. IEEE International*, 2003, pp. 12.3.1–12.3.3.
- [35] E.-H. Toh, G. H. Wang, L. Chan, G. Samudra, and Y.-C. Yeo, "Device physics and guiding principles for the design of double-gate tunneling field effect transistor with silicon-germanium source heterojunction," *Appl. Phys. Lett.*, vol. 91, no. 24, pp. 243505–243505–3, Dec. 2007.
- [36] K. Boucart and A.-M. Ionescu, "Double-Gate Tunnel FET With High- #954; Gate Dielectric," *Ieee Trans. Electron Devices*, vol. 54, no. 7, pp. 1725–1733, 2007.
- [37] A. Bowonder, P. Patel, K. Jeon, J. Oh, P. Majhi, H.-H. Tseng, and C. Hu, "Low-voltage green transistor using ultra shallow junction and hetero-tunneling," in *Extended Abstracts - 2008 8th International workshop on Junction Technology*, 2008. IWJT '08, 2008, pp. 93–96.

- [38] W. Y. Choi, B.-G. Park, J.-D. Lee, and T.-J. K. Liu, "Tunneling Field-Effect Transistors (TFETs) With Subthreshold Swing (SS) Less Than 60 mV/dec," *Ieee Electron Device Lett.*, vol. 28, no. 8, pp. 743–745, 2007.
- [39] K. K. Bhuiwala, S. Sedlmaier, A. K. Ludsteck, C. Tolksdorf, J. Schulze, and I. Eisele, "Vertical tunnel field-effect transistor," *Ieee Trans. Electron Devices*, vol. 51, no. 2, pp. 279–282, 2004.
- [40] S. M. Sze and K. K. Ng, *Physics of Semiconductor Devices*. John Wiley & Sons, 2006.
- [41] "Semiconductors on NSM." [Online]. Available: <http://www.ioffe.ru/SVA/NSM/Semicond/>.
- [42] R. Chau, S. Datta, M. Doczy, B. Doyle, B. Jin, J. Kavalieros, A. Majumdar, M. Metz, and M. Radosavljevic, "Benchmarking nanotechnology for high-performance and low-power logic transistor applications," *Ieee Trans. Nanotechnol.*, vol. 4, no. 2, pp. 153–158, 2005.
- [43] R. Chau, "Challenges and opportunities of emerging nanotechnology for VLSI nanoelectronics," in *Semiconductor Device Research Symposium, 2007 International*, 2007, pp. 1–1.
- [44] W. E. Spicer, P. W. Chye, P. R. Skeath, F. C. Y. Su, and I. Lindau, "New and unified model for Schottky barrier and III-V insulator interface states formation," *J. Vac. Sci. Technol.*, vol. 16, no. 5, pp. 1422–1433, 1979.
- [45] H. Hasegawa and H. Ohno, "Unified disorder induced gap state model for insulator-semiconductor and metal-semiconductor interfaces," *J. Vac. Sci. Technol. B Microelectron. Nanometer Struct.*, vol. 4, no. 4, pp. 1130–1138, 1986.

- [46] T. H. Chiang, W. C. Lee, T. D. Lin, D. Lin, K. H. Shiu, J. Kwo, W. E. Wang, W. Tsai, and M. Hong, "Approaching fermi level unpinning in Oxide-In<sub>0.2</sub>Ga<sub>0.8</sub>As," in Electron Devices Meeting, 2008. IEDM 2008. IEEE International, 2008, pp. 1–4.
- [47] Y. Xuan, Y. Q. Wu, and P. D. Ye, "High-Performance Inversion-Type Enhancement-Mode InGaAs MOSFET With Maximum Drain Current Exceeding 1 A/mm," *Ieee Electron Device Lett.*, vol. 29, no. 4, pp. 294–296, 2008.
- [48] N. Goel, D. Heh, S. Kovesnikov, I. Ok, S. Oktyabrsky, V. Tokranov, R. Kambhampati, M. Yakimov, Y. Sun, P. Pianetta, C. K. Gaspe, M. B. Santos, J. Lee, S. Datta, P. Majhi, and W. Tsai, "Addressing the gate stack challenge for high mobility In<sub>x</sub>Ga<sub>1-x</sub>As channels for NFETs," in Electron Devices Meeting, 2008. IEDM 2008. IEEE International, 2008, pp. 1–4.
- [49] P. D. Ye, G. D. Wilk, J. Kwo, B. Yang, H.-J. L. Gossmann, M. Frei, S. N. G. Chu, J. P. Mannaerts, M. Sergent, M. Hong, K. K. Ng, and J. Bude, "GaAs MOSFET with oxide gate dielectric grown by atomic layer deposition," *Ieee Electron Device Lett.*, vol. 24, no. 4, pp. 209–211, 2003.
- [50] M. L. Huang, Y. C. Chang, C. H. Chang, Y. J. Lee, P. Chang, J. Kwo, T. B. Wu, and M. Hong, "Surface passivation of III-V compound semiconductors using atomic-layer-deposition-grown Al<sub>2</sub>O<sub>3</sub>," *Appl. Phys. Lett.*, vol. 87, no. 25, pp. 252104–252104–3, 2005.
- [51] M. Hong, M. Passlack, J. P. Mannaerts, J. Kwo, S.-N. G. Chu, N. Moriya, S. Y. Hou, and V. J. Fratello, "Low interface state density oxide #x2010;GaAs structures fabricated by in situ molecular beam epitaxy," *J. Vac. Sci. Technol. B Microelectron. Nanometer Struct.*, vol. 14, no. 3, pp. 2297–2300, 1996.
- [52] M. Passlack, P. Zurcher, K. Rajagopalan, R. Droopad, J. Abrokwhah, M. Tutt, Y.-B. Park, E. Johnson, O. Hartin, A. Zlotnicka, P. Fejes, R. J. W. Hill, D. A. J. Moran, X.

Li, H. Zhou, D. Macintyre, S. Thoms, A. Asenov, K. Kalna, and I. G. Thayne, "High Mobility III-V MOSFETs For RF and Digital Applications," in Electron Devices Meeting, 2007. IEDM 2007. IEEE International, 2007, pp. 621–624.

[53] R. J. W. Hill, D. A. J. Moran, X. Li, H. Zhou, D. Macintyre, S. Thoms, A. Asenov, P. Zurcher, K. Rajagopalan, J. Abrokwha, R. Droopad, M. Passlack, and I. G. Thayne, "Enhancement-Mode GaAs MOSFETs With an In<sub>0.3</sub> Ga<sub>0.7</sub>As Channel, a Mobility of Over 5000 cm<sup>2</sup>/V #183;s, and Transconductance of Over 475 #956;S/#956;m," Ieee Electron Device Lett., vol. 28, no. 12, pp. 1080–1082, 2007.

[54] D. Shahrjerdi, E. Tutuc, and S. K. Banerjee, "Impact of surface chemical treatment on capacitance-voltage characteristics of GaAs metal-oxide-semiconductor capacitors with Al<sub>2</sub>O<sub>3</sub> gate dielectric," Appl. Phys. Lett., vol. 91, no. 6, pp. 063501–063501–3, 2007.

[55] Y. Q. Wu, M. Xu, R. S. Wang, O. Koybasi, and P. D. Ye, "High Performance Deep-Submicron Inversion-Mode InGaAs MOSFETs with maximum G<sub>m</sub> exceeding 1.1 mS/ #x00B5;m: New HBr pretreatment and channel engineering," in Electron Devices Meeting (IEDM), 2009 IEEE International, 2009, pp. 1–4.

[56] C. Hock-Chun Chin, M. Zhu, Z.-C. Lee, X. Liu, K.-M. Tan, H.-K. Lee, L. Shi, L.-J. Tang, C.-H. Tung, G.-Q. Lo, L.-S. Tan, and Y.-C. Yeo, "A new silane-ammonia surface passivation technology for realizing inversion-type surface-channel GaAs N-MOSFET with 160 nm gate length and high-quality metal-gate/high-k dielectric stack," in Electron Devices Meeting, 2008. IEDM 2008. IEEE International, 2008, pp. 1–4.

[57] Y.-T. Chen, H. Zhao, Y. Wang, F. Xue, F. Zhou, and J. C. Lee, "Effects of fluorine incorporation into HfO<sub>2</sub> gate dielectrics on InP and In<sub>0.53</sub>Ga<sub>0.47</sub>As metal-oxide-semiconductor field-effect-transistors," Appl. Phys. Lett., vol. 96, no. 25, p. 253502, 2010.



- [58] Y.-T. Chen, H. Zhao, Y. Wang, F. Xue, F. Zhou, and J. C. Lee, "Fluorinated HfO<sub>2</sub> gate dielectric engineering on In<sub>0.53</sub>Ga<sub>0.47</sub>As metal-oxide-semiconductor field-effect-transistors," *Appl. Phys. Lett.*, vol. 96, no. 10, pp. 103506–103506–3, Mar. 2010.
- [59] S. Kovesnikov, W. Tsai, I. Ok, J. C. Lee, V. Torkanov, M. Yakimov, and S. Oktyabrsky, "Metal-oxide-semiconductor capacitors on GaAs with high-k gate oxide and amorphous silicon interface passivation layer," *Appl. Phys. Lett.*, vol. 88, no. 2, pp. 022106–022106–3, Jan. 2006.
- [60] I. Ok, H. Kim, M. Zhang, T. Lee, F. Zhu, L. Yu, S. Kovesnikov, W. Tsai, V. Tokranov, M. Yakimov, S. Oktyabrsky, and J. C. Lee, "Self-Aligned n- and p-channel GaAs MOSFETs on Undoped and P-type Substrates Using HfO<sub>2</sub> and Silicon Interface Passivation Layer," in *Electron Devices Meeting, 2006. IEDM '06. International, 2006*, pp. 1–4.
- [61] H.-S. Kim, I. Ok, M. Zhang, F. Zhu, S. Park, J. Yum, H. Zhao, J. C. Lee, J. Oh, and P. Majhi, "Inversion-type enhancement-mode HfO<sub>2</sub>-based GaAs metal-oxide-semiconductor field effect transistors with a thin Ge layer," *Appl. Phys. Lett.*, vol. 92, no. 3, pp. 032907–032907–3, 2008.
- [62] H. Zhao, H.-S. Kim, F. Zhu, M. Zhang, I. Ok, S. I. Park, J. H. Yum, and J. C. Lee, "Metal-oxide-semiconductor capacitors on GaAs with germanium nitride passivation layer," *Appl. Phys. Lett.*, vol. 91, no. 17, pp. 172101–172101–3, 2007.
- [63] S. Oktyabrsky and P. D. Ye, *Fundamentals of III-V Semiconductor MOSFETs*. Springer, 2010.
- [64] J. A. del Alamo, "Nanometre-scale electronics with III-V compound semiconductors," *Nature*, vol. 479, no. 7373, pp. 317–323, Nov. 2011.

- [65] G. D. Wilk, R. M. Wallace, and J. M. Anthony, "High- $\kappa$  gate dielectrics: Current status and materials properties considerations," *J. Appl. Phys.*, vol. 89, no. 10, p. 5243, 2001.
- [66] J. Robertson, "Electronic Structure and Band Offsets of High-Dielectric-Constant Gate Oxides," *Mrs Bull.*, vol. 27, no. 03, pp. 217–221, 2002.
- [67] K. J. Hubbard and D. G. Schlom, "Thermodynamic stability of binary oxides in contact with silicon," *J. Mater. Res.*, vol. 11, no. 11, pp. 2757–2776, 1996.
- [68] "wiki," Atomic Layer Deposition. [Online]. Available: [http://en.wikipedia.org/wiki/Atomic\\_layer\\_deposition](http://en.wikipedia.org/wiki/Atomic_layer_deposition).
- [69] M. Ritala and J. Niinistö, "Chapter 4. Atomic Layer Deposition," in *Chemical Vapour Deposition*, A. C. Jones and M. L. Hitchman, Eds. Cambridge: Royal Society of Chemistry, pp. 158–206.
- [70] S. Morikita, T. Motegi, and H. Ikoma, "Improved Electrical Characteristics of Al<sub>2</sub>O<sub>3</sub>/InP Structure by Combination of Sulfur Passivation and Forming Gas Annealing," *Jpn. J. Appl. Phys.*, vol. 38, no. Part 2, No. 12B, pp. L1512–L1514, 1999.
- [71] M. Radosavljevic, B. Chu-Kung, S. Corcoran, G. Dewey, M. K. Hudait, J. M. Fastenau, J. Kavalieros, W. K. Liu, D. Lubyshev, M. Metz, K. Millard, N. Mukherjee, W. Rachmady, U. Shah, and R. Chau, "Advanced high-K gate dielectric for high-performance short-channel In<sub>0.7</sub>Ga<sub>0.3</sub>As quantum well field effect transistors on silicon substrate for low power logic applications," in *Electron Devices Meeting (IEDM), 2009 IEEE International*, 2009, pp. 1–4.
- [72] M. Passlack, G. Doornbos, C. Wann, and Y. C. Sun, "Classification and benchmarking of III–V MOSFETs for CMOS," in *2010 Symposium on VLSI Technology (VLSIT)*, 2010, pp. 155–156.

- [73] D.-H. Kim, J. A. del Alamo, J.-H. Lee, and K.-S. Seo, "Performance evaluation of 50 nm In/sub 0.7/Ga/sub 0.3/As HEMTs for beyond-CMOS logic applications," in Electron Devices Meeting, 2005. IEDM Technical Digest. IEEE International, 2005, pp. 767–770.
- [74] D.-H. Kim and J. A. del Alamo, "30-nm InAs Pseudomorphic HEMTs on an InP Substrate With a Current-Gain Cutoff Frequency of 628 GHz," *Ieee Electron Device Lett.*, vol. 29, no. 8, pp. 830–833, 2008.
- [75] R. Chau, "Benchmarking nanotechnology for high-performance and low-power logic transistor applications," in 4th IEEE Conference on Nanotechnology, 2004, 2004, pp. 3–6.
- [76] H. H. Wieder, "Surface and interface barriers of In[sub x]Ga[sub 1 - x]As binary and ternary alloys," in Papers from the 30th Conference on the Physics and Chemistry of Semiconductor Interfaces, Salt Lake City, Utah (USA), 2003, vol. 21, pp. 1915–1919.
- [77] N. Li, E. S. Harmon, J. Hyland, D. B. Salzman, T. P. Ma, Y. Xuan, and P. D. Ye, "Properties of InAs metal-oxide-semiconductor structures with atomic-layer-deposited Al<sub>2</sub>O<sub>3</sub> Dielectric," *Appl. Phys. Lett.*, vol. 92, no. 14, pp. 143507–143507–3, Apr. 2008.
- [78] M. Radosavljevic, G. Dewey, J. M. Fastenau, J. Kavalieros, R. Kotlyar, B. Chu-Kung, W. K. Liu, D. Lubyshev, M. Metz, K. Millard, N. Mukherjee, L. Pan, R. Pillarisetty, W. Rachmady, U. Shah, and R. Chau, "Non-planar, multi-gate InGaAs quantum well field effect transistors with high-K gate dielectric and ultra-scaled gate-to-drain/gate-to-source separation for low power logic applications," in Electron Devices Meeting (IEDM), 2010 IEEE International, 2010, pp. 6.1.1–6.1.4.
- [79] M. Bohr, "The evolution of scaling from the homogeneous era to the heterogeneous era," in Electron Devices Meeting (IEDM), 2011 IEEE International, 2011, pp. 1.1.1–1.1.6.

- [80] J. J. Gu, Y. Q. Liu, Y. Q. Wu, R. Colby, R. G. Gordon, and P. D. Ye, "First experimental demonstration of gate-all-around III #x2013;V MOSFETs by top-down approach," in Electron Devices Meeting (IEDM), 2011 IEEE International, 2011, pp. 33.2.1–33.2.4.
- [81] Y. Q. Wu, R. S. Wang, T. Shen, J. J. Gu, and P. D. Ye, "First experimental demonstration of 100 nm inversion-mode InGaAs FinFET through damage-free sidewall etching," in Electron Devices Meeting (IEDM), 2009 IEEE International, 2009, pp. 1–4.
- [82] C. Hock-Chun Chin, X. Gong, L. Wang, H.-K. Lee, L. Shi, and Y.-C. Yeo, "III #x2013;V Multiple-Gate Field-Effect Transistors With High-Mobility Channel and Epi-Controlled Retrograde-Doped Fin," *Ieee Electron Device Lett.*, vol. 32, no. 2, pp. 146–148, 2011.
- [83] G. C. DeSalvo, C. A. Bozada, J. L. Ebel, D. C. Look, J. P. Barrette, C. L. A. Cerny, R. W. Dettmer, J. K. Gillespie, C. K. Havasy, T. J. Jenkins, K. Nakano, C. I. Pettiford, T. K. Quach, J. S. Sewell, and G. D. Via, "Wet Chemical Digital Etching of GaAs at Room Temperature," *J. Electrochem. Soc.*, vol. 143, no. 11, pp. 3652–3656, Nov. 1996.
- [84] C. Hu, "Device and Technology Impact on Low Power Electronics," in *Low Power Design Methodologies*, J. M. Rabaey and M. Pedram, Eds. Springer US, 1996, pp. 21–35.
- [85] V. Nagavarapu, R. Jhaveri, and J. C. S. Woo, "The Tunnel Source (PNPN) n-MOSFET: A Novel High Performance Transistor," *Ieee Trans. Electron Devices*, vol. 55, no. 4, pp. 1013–1019, 2008.
- [86] T. Krishnamohan, D. Kim, S. Raghunathan, and K. Saraswat, "Double-Gate Strained-Ge Heterostructure Tunneling FET (TFET) With record high drive currents and

60mV/dec subthreshold slope,” in Electron Devices Meeting, 2008. IEDM 2008. IEEE International, 2008, pp. 1–3.

[87] H. Zhao, Y. Chen, Y. Wang, F. Zhou, F. Xue, and J. Lee, “Tunneling Field-Effect Transistors With an  $\alpha$  of 50 and a Subthreshold Swing of 86 mV/dec Using Gate Oxide,” *Ieee Electron Device Lett.*, vol. 31, no. 12, pp. 1392–1394, 2010.

[88] H. Zhao, Y.-T. Chen, Y. Wang, F. Zhou, F. Xue, and J. C. Lee, “Improving the on-current of In<sub>0.7</sub>Ga<sub>0.3</sub>As tunneling field-effect-transistors by p<sup>++</sup>/n<sup>+</sup> tunneling junction,” *Appl. Phys. Lett.*, vol. 98, no. 9, pp. 093501–093501–3, Feb. 2011.

[89] S. Mookerjee, D. Mohata, T. Mayer, V. Narayanan, and S. Datta, “Temperature-Dependent Characteristics of a Vertical Tunnel FET,” *Ieee Electron Device Lett.*, vol. 31, no. 6, pp. 564–566, 2010.